Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Verification regression consumes expensive compute resources and precious project time, so any speed-up has both a technical and business impact. As announced July 17, Fujitsu was able to improve both the compute resource and project time by using Cadence Incisive products and working closely with Cadence field resources to deploy them. Results: 1.5x faster per test, 3x faster regression overall, and 30x storage reduction. Wow.
The first step was to optimize each test. Fujitsu upgraded to the Incisive 12.1 release (shipped June 2012) and applied a feature called "zlib". This feature compresses the simulatable snapshot. The smaller executable is written faster, occupies less disk space, and loads faster. Together with the performance improvements available out-of-the-box with the 12.1 release, each test was able to run 1.5x faster, on average. The Cadence team expects further gains when Fujitsu moves to the latest 13.1 release.
The next step was to apply a technology called incremental elaboration. The technology allows one or more elaborated "objects" to be created and then linked prior to simulation. For an individual engineer, the technology means you can link the few blocks you change to the much larger subsystem or system without re-elaborating the unchanged code.
Fujitsu employed the technology in a slightly different use model. In regression, there is a matrix of tests and DUT configurations. In Fujitsu's case, there were 190 tests but only 24 unique Standard Delay Format (SDF) test scenarios. Before the incremental elaboration was applied, each test scenario was compiled and elaborated with each DUT configuration, resulting in 190 separate elaborations. When the incremental elaboration was applied, the 24 SDF primary elaborations were linked to the appropriate DUT. The resulting reduction in compute time for elaboration and storage for the snapshots was combined with the individual test improvements to yield 3x total regression time speed-up and 30x less disk storage.
The final step was automating this process. The single-elaboration approach is slower but is straightforward becasue each configuration is created new. Manually integrating the incremental "primaries" is challenging when there are 190 unique tests.
Fujitsu automated this process by applying the Incisive Enterprise Manager (IEM) in several ways. First, the IEM test runner was able to automatically build the appropriate incremental primaries and link them for each test run. Second, IEM was able to detect whether an individual test passed or failed, eliminating the "eye-ball" check of the log file or waveforms. Finally, IEM was able to aggregate the results back to a verification plan (vplan) to show overall project-level progress for the entire regression.
What does the future hold? Newer releases of Incisive Enterprise Simulator add more out-of-box performance improvements, add black-boxing features, and the ability to link multiple primaries which will make regression faster and make automation more important. Keeping pace, the Incisive Enterprise Manager adds new analysis features to better automate the overall process.
Call us. We can do the same for you.
=Adam Sherer, Incisive Product Management Director