Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Previously unpublished data from ChipEstimate.com suggests that design activity at the 130 nm and 180 nm process nodes remains very strong, despite a recent upsurge in interest in 65 nm. This data has some interesting implications for EDA, silicon IP, and foundry providers, as well as IC design teams.
In a tech article published in the ChipEstimate.com April 7 IP Connections newsletter, I look at data gleaned from over 75,000 IC estimations run during the past five years. IP Connections is a bi-weekly newsletter that runs technical articles about system-on-chip design and provides current IP listings.
ChipEstimate.com, which is owned by Cadence, provides the InCyte Chip Estimator. This is a tool that provides a project feasibility analysis during the early stages of chip planning. It is also available as a free downloadable Starter Edition. Since users provide information about such criteria as process nodes, metal layers, power consumption, clock speed, and silicon IP usage, ChipEstimate.com is able to track high- level data about IC design trends over selected periods of time. This is aggregate data and is not user specific.
While my IP Connections article has more details, here are a few quick findings from InCyte data about chip estimations at various process nodes:
In the industry trade press, it seems that everyone is talking about 32 nm and 22 nm process nodes. That discussion should be happening – the tooling and methodology for new process nodes has to be in place before volume production can begin. But it’s easy to lose sight of the importance and relevance of higher process nodes, and to forget how strong the 130 nm-and-above nodes still are as “workhorses” for a large part of the semiconductor industry.
It is likely that many designs staying at 130 nm or above contain analog circuitry. Analog doesn’t scale as well as digital, and may not tolerate the lower voltages of lower process nodes. If 130 and 180 nm remain robust and well-supported into the future, you may see more “stacked die” implementations where the digital circuitry is placed on a 45 nm die and the analog circuitry stays at 130 nm or above. That’s a lot easier than cramming everything into a 45 nm system-on-chip. But it does require a support infrastructure for stacked die implementations and through-silicon vias.
One clear implication is that we will have many “active” silicon process nodes in the future. EDA, IP and foundry providers will have to support 180, 130, 90, 65, and 45 nm process nodes while simultaneously gearing up for 32 and 22 nm. (TSMC still supports 0.25 microns and 0.35 microns as well). This may add to the support burden for these suppliers, and make it a little more complicated for some EDA and IP vendors to decide which process nodes to target. Anything that facilitiates IP migration between process nodes will be welcome.
IP availability is a major factor in any decision to move to lower process nodes. If you do an “advanced search” for IP at ChipEstimate.com, and ask for 65 nm IP, you’ll get 477 entries (as of April 6, 2009). If you search for 45 nm IP, you’ll get 15 entries. This may be why 45 nm estimates actually declined this year – people “kicked the tires,” so to speak, and found there’s very limited IP.
Having a range of active, supported process nodes gives IC design teams
a lot of choices. There are very good reasons for moving to lower
process nodes, but the claim that “everybody else is doing it” is not
one of them.