Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
What do you do if your revenues decline nearly 60 percent in the space of two quarters? If you’re TSMC, you hire more R&D people, expand your focus beyond conventional SoCs, and work to innovate your way out of the recession.
TSMC’s “can do” attitude was reflected Tuesday (April 21) at the company’s North American Technology Symposium in San Jose, Calif. Here, an overflow crowd – itself a positive indication – listened to presentations from several TSMC executives along with a keynote from EDA pioneer Alberto Sangiovanni-Vincentelli, professor at the University of California at Berkeley and a Cadence board member.
Rick Tsai, TSMC president and CEO, told it like it is. “This recession is bad,” he said. “Our fourth quarter revenues dropped 30 percent quarter-to-quarter, and in the first quarter, revenue dropped another 30 percent quarter-to-quarter. So from the end of the third quarter of last year to the end of the first quarter of this year, TSMC revenue dropped by roughly 60 percent. I know many of you are suffering, but I think this is worse.”
Although TSMC “cut every expense we can think of,” those cuts did not apply to engineering. In fact, Tsai said, TSMC plans to increase its current staff of 1,200 R&D engineers by 30 percent this year, and to increase its current staff of 600 design technology engineers by 15 percent.
“We need to innovate our way out of the recession,” Tsai said. “We need to invest for the future.” One way to do this, he said, is through deeper collaborations with partners, including EDA and silicon IP vendors, so as to avoid duplication of efforts and to make the best use of limited resources.
While TSMC is continuing its development of 28 nm and below process nodes, it’s not putting all its eggs in one basket. “We really want to put effort into mainstream technologies,” Tsai said, “and do more with analog, power management, and MEMS. We are also investing in SiP [silicon in package] and through-silicon vias.”
Jack Sun, TSMC vice-president of R&D, gave further insights into the new technologies TSMC is developing. He noted that strained silicon, high-K metal gates, FinFETs, and high-mobility channels can keep power density manageable and reduce variations. He spoke of TSMC’s “next-generation lithography” roadmap. For 22 nm and below, TSMC is looking at double-patterning, which will require restricted design rules. But he also said TSMC has made “tremendous progress” with extreme ultraviolet (EUV), and is also working on multiple e-beam “maskless” lithography. The idea here is that a cluster of 10 machines, each of which writes 10 wafers per hour, can put out 100 wafers per hour while taking up the same footprint as an immersion tool.
Sun also mentioned TSMC’s interest in analog and RF design. At the Symposium, TSMC and Cadence announced a mixed-signal/RF reference design kit for 65 nm technology. TSMC separately announced an integrated signoff flow with EDA and IP partners, including Cadence, for 65 nm ICs.
What caught my attention the most, however, was Sun’s discussion of technologies that go beyond conventional SoC design. He talked about TSMC’s work with 3D ICs, noting that the first applications may involve stacked DRAM with logic chips. TSMC expects to have a 300 mm through-silicon via (TSV) R&D pilot line in the third quarter of 2009. Sun also talked about TSMC’s work with backside illumination (BSI) technology for CMOS image sensors, MEMS research, and “green” packaging with fine-pitch bumps.
Several TSMC executives talked about “more than Moore.” The Sangiovanni-Vincentelli presentation went way beyond even that with a discussion of cross-domain collaboration that spanned such topics as energy-efficient building design, sensors in tires, and synthetic biology. The latter field seeks to use a structured, CAD-like methodology to create new biological organisms. Ten years from now, Sangiovanni-Vincentelli predicted, TSMC might be talking about a new manufacturing line that produces…synthetic bacteria.
That’s the thing about boosting R&D and exploring new horizons. You never know where it will lead.