Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
When the news broke last week about Oracle’s intent to buy Sun Microsystems, my thoughts turned to the Sun design and verification engineers I’ve spoken to in recent years. Will Oracle, a newcomer to the world of EDA and chip design, keep that team?
The outcome depends on two questions – Oracle’s plans for the Sparc architecture, and Oracle’s views about keeping hardware design in-house. I think it’s in Oracle’s best interests to keep Sparc and keep the team.
From all indications, Oracle does intend to keep Sun’s hardware business. A FAQ document at the Oracle web site states that “Oracle plans to grow the Sun hardware business after the closing” and notes that “key to this strategy will be our plans to develop software-optimized hardware that integrates all of the enterprise components: hardware, database, middleware, and applications.” (Interestingly, Oracle entered the hardware business in September 2008, when it announced two servers developed in conjunction with Hewlett-Packard, a company it will now apparently compete with).
The server business is tough, and Sun’s differentiation has rested with its Sparc processors. Will Oracle continue Sparc development? A recent EE Times analysis article noted a few of the downsides:
As also noted in that article, however, it would take a long time to wind down Sparc, and Sun has made considerable investments in its next-generation Niagara and Rock processors. Oracle should think long and hard before throwing that investment away. Keeping Sparc, and keeping Sun’s processor expertise, might be the best way to develop highly differentiated machines that are optimized for running Oracle software.
So what about keeping Sparc, but outsourcing some or all of the chip development work? In my view, that’s not a good idea. Consider:
It is certainly true that the systems business is becoming more software-centric. However, Sun’s hardware design expertise is part of the core competence of the company, just like Java and Solaris. I hope Oracle recognizes that.
These are excellent examples of why Oracle needs both hardware and software expertise to build the “software-optimized hardware” that is its stated goal. With the advanced research work already underway by Sun, it is possible that Oracle could break new ground with processor and server technology.
I think your arguments to hold on to the microprocessor group make sense. I would just like to add a few more insights into the need to keep the microprocessor work ongoing, albeit with a merger of disparate groups into a single unified division.
1. Hardware transactional memory implemented in Rock will boost database kernel performance. This would allow BIDW installations of Oracle to surpass competition in performance if software development at compiler, OS and kernel levels take advantage of atomic transactions.
2. Sun-TSMC alliance along with Sun Labs work on asynchronous design and proximity interconnect represents a way to feed bandwidth hungry server microprocessors for years to come if a unified engineering team can be forged. This gives the company a roadmap of engineering effort to project to the market with prioritized timelines for implementation of different technology features all the way upto to the system and software level.