Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Magma Design Automation’s recent announcement that its Talus IC implementation suite now reads and writes the Common Power Format (CPF) is a welcome move. But the real challenge of low-power design is not a question of formats – it’s about building a cohesive ESL-to-tapeout power-aware design methodology.
Magma, an early backer of the Unified Power Format (UPF), announced Talus support for CPF April 27. The press release cited “requests from our customers” who wanted to use the “low power format of their choice.” This should put an end to arguments that only one EDA vendor (Cadence) supports CPF. (Actually, if you go the Power Forward web site, you’ll find a list of some 35 companies participating in the CPF-based Power Forward Initiative, including Azuro, Calypto, Denali, Sequence Design, and Virage Logic).
CPF and UPF (recently ratified as IEEE 1801) both allow designers to express power intent in the RTL-to-GDSII design and verification flow. I wrote many articles for EE Times in 2006 and 2007 about the development of both formats. The time has come, however, to move past the debate about formats and focus on the full scope of the low-power design problem.
CPF is currently governed by the Silicon Integration Initiative (Si2) Low Power Coalition (LPC), which consists of 12 member companies in the semiconductor, EDA and IP industries. In an SCDsource opinion piece last year, Steve Schulz, Si2 president, argued that “the time has now come to shift the debate to a larger and more important purpose.” Some of the “grand challenges” he cited include power modeling, system-level design including software, rapid what-if power optimization, and advanced design techniques such as pulsed clocks or adaptive biasing.
Embedded software plays a huge role in power savings, but little exists in terms of standards, tools or methodologies that can help programmers write power-efficient software, as I noted in a blog posting from the recent Embedded Systems Conference. In another recent posting I talked about preliminary steps towards an IP power modeling standard, which is needed because IP vendors today derive power numbers in different ways, making chip planning difficult. Low-power analog and mixed/signal design is another area in need of attention.
In my view, some of the best (and least known) work of the LPC is not really about CPF, but is about the development of “best practices” in the form of a power-aware IC design reference flow. Authors from IBM, Sequence, Broadcom and Si2 described that flow earlier this year in an SCDsource contributed article. The flow starts at the system level, which is where the potential power savings are the greatest, and tool support is most lacking. One of the difficult challenges this flow tackles is how to model power at the electronic system level.
Power intent formats are an important piece of the low-power solution. But I hope we can all agree on the broader goal – building an effective ESL-to-GDSII power-aware flow.