Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Has ESL – meaning Electronic System Level, not English as a Second Language – outlived its usefulness as a label that supposedly describes the next step forward for IC and systems design? “ESL” has become a vague term that applies to many different things. A more specific term, such transaction-level modeling (TLM), gives us something we can understand and evaluate.
While I have written many articles about ESL over the years, I would be hard-pressed to define it. Some would say that ESL involves hardware/software co-development. But the best practical definition I can come up with, considering its use over the years by multiple vendors, is “anything that takes place above RTL.” ESL has grown to encompass such tools and technologies as:
All these technologies are important, especially as software development looms as the biggest single obstacle to getting electronic products out the door. While interrelated, all are different. There is no one ESL market or methodology. There are different markets with different users, many of whom still think “ESL” stands for English as a Second Language.
For many years ESL – and its predecessor, if anyone remembers ESDA – were handy ways of referring to a diverse set of technologies aimed at raising the abstraction level of IC design. But now that the underlying technologies are starting to take hold, it’s time to look underneath the all-encompassing “ESL” label.
Cadence this week is rolling out a TLM-driven design and verification solution. It includes enhancements to existing tools such as C-to-Silicon Compiler and the Incisive Enterprise Simulator, upcoming methodology guides and manuals, and services. Unlike ESL, TLM is a clearly understood term – there are even standard definitions provided by the Open SystemC Initiative. Many design and verification teams already use TLM in some form.
Not only is TLM easy to understand, but its benefits are clear and, in some cases, quantifiable. A TLM-based flow promises faster design creation and bug fixing, much faster simulation, fewer bugs, and better support for hardware/software co-verification. But perhaps the most compelling benefit is IP reuse; if you design IP at the transaction-level, it is much easier to port to different micro-architectures.
Early attempts at ESL all too often tried to impose a new methodology or non-standard language from the top down, with little or no connection to the downstream design flow. The nice thing about TLM is that it’s an evolutionary step up that leverages the strengths of today’s design environments, rather than trying to replace those environments.
While incremental, the move to TLM puts us in a better position to drive innovations in other technologies that have fallen under the ESL umbrella – including algorithmic tools, virtual platforms, high-level synthesis, and hardware/software co-design and co-verification. For example, transaction-level models can help build virtual platforms. They can also be used in hardware/software co-verification. And high-level synthesis is a critical enabler of the TLM-based flow.
The move upwards in abstraction can start right now, with TLM-driven design and verification. All technologies identified as “ESL” will benefit. But as we move up, let’s speak in clear terms engineers can understand -- there is no need to invent a “second language” to describe a natural, evolutionary process.
Richard, in your list of Virtual Platform products that are already in the market, I would like to point out that there is also Mentor's Seamless CVE.
(Disclaimers: I was a Seamless customer while at Motorola Labs, and was briefly on that program when I was at Mentor Graphics until recently.)