Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Will EDA growth be “incremental” or “explosive” over the next five years? It could be explosive, says analyst Gary Smith, if EDA vendors figure out how to tap the embedded software development market.
Gary’s forecast presentation has become a tradition at the EDA Consortium’s annual pre- Design Automation Conference (DAC) networking gathering. Perhaps reflecting a “less is more” theme, there was only one short analyst presentation this year, but it was strongly worded. Gary argued that this is a “make or break” year that will determine whether EDA follows a rather anemic growth curve, or an accelerated one. And the answer to that question has largely to do with embedded software development.
Gary first offered an “incremental” EDA revenue forecast. This forecast predicts an 8.6% compound annual growth rate (CAGR) through 2013, “sort of usual, not explosive,” he said. CAE (front-end design) is expected to have a 10.7% CAGR, partially because ESL design will add to the number of FPGA seats. IC CAD will have a 7.6% CAGR, experiencing slower growth as RTL signoff grows. And PCB CAD will have a 4% CAGR.
How to do better than this? The way to grow “explosively” is by adding seats, Gary said. He showed a graph that depicts system-on-chip and board design seats as relatively flat, while embedded software development seats are growing. If we can grow ASPs in that area to $30K/seat, the result will be an $8 billion market, he said.
The problem is that the embedded software development tool (ESDT) market is fragmenting and is being consumed by acquisitions, most recently Intel’s purchase of Wind River. EDA vendors have not, by and large, focused on this market. It’s mostly a real-time operating system (RTOS) market anyway; tools are generally a low-cost add-on. EDA is a more natural fit with tools, especially multicore development tools.
The question now, Gary said, is whether semiconductor vendors will offer proprietary software development tools for multicore platforms, or whether commercial alternatives will emerge. Designers don’t want proprietary tools, he said.
I agree with many of Gary’s arguments. EDA vendors have not had much involvement in software development previously because tools are free or cheap. A good parallel compiler for multicore platforms could be a high-value, high-ASP type of item. But will people pay tens of thousands of dollars for device-independent compilers if device vendors are giving proprietary compilers away so they can sell more silicon?
The answer, I think, lies in changing a corporate culture that is willing to spend money on hardware design tools but not on software development tools. Recent data shows that software development costs exceed hardware SoC development costs as process nodes shrink. That realization is driving a market opening for virtual platforms and hardware/software co-verification. If dollars start flowing to software development teams, an “explosive” opportunity could indeed follow.
Gary, that's a very good insight about IP-XACT -- seems like it really could help bridge the HW and SW development worlds. Hopefully Accellera will move it along quickly, following the merger with SPIRIT.
If embedded software development tools were to be placed into orbit around hardware development tools, creating some co-design environment, then this design environment can take advantage of IP-XACT since that data standard supports documentation of all files that belong to an IP ... including software, such as drivers and test routines. Not just ESL and/or RTL models available for the IP block itself.
Thanks for the coverage. To clarify:
"If we can grow ASPs in that area to $30K/seat, the result will be an $8 billion market, he said." Should be by $30K/seat
If we can grow ASPs in that area by $30K/seat, the result will be an $8 billion market, he said.