Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
An optimistic yet realistic appraisal of SystemC and transaction-level modeling (TLM) took place at the Design Automation Conference Tuesday, July 28, as vendors and users talked both about the advantages of this emerging methodology and what must still be done to make it commonplace. The lunch panel was sponsored by Cadence, Calypto, and Forte.
With three vendor panelists and three user panelists, the discussion focused on the issues with hardly any mention of products. Mike “Mac” McNamara, vice president and general manager of the Cadence Systems Software Group, started the presentations with a look at what’s needed to take design to a higher level. His list: 1) a single model that represents behavior for prototyping, verification and implementation; 2) synthesis with high quality of results (QoR); 3) verification that takes advantage of TLM abstraction; and 4) standards including SystemC itself.
Are we ready to move up to SystemC and TLM-driven design? Yes, Mac said, but some things still remain to be done. These include unifying the TLM 1.0 and 2.0 standards, introducing plug-and-play between levels of abstraction, building solid links to virtual platforms, and “earning the trust” of new tools and methodologies. “We are at the turning point,” he said.
Sean Dart, CEO of Forte, put it another way by saying “we are close to reaching critical mass.” He predicted that over the next couple of years, over 50 percent of new designs will start with C-based tools. Tom Sandoval, CEO of Calypto, emphasized the importance of verification across abstraction levels.
Users always provide good reality checks, and moderator Mark Johnstone, chief technologist at Freescale, didn’t disappoint. He noted that there were a lot of objections when Freescale started to introduce SystemC to its designers. One problem: it’s based on C++, “arguably the most complex programming language ever developed.” On the other hand, the advantages are compelling, given the fact that logic per square millimeter has doubled every year since the advent of Moore’s Law.
Laurent Ducousso, engineering director at STMicroelectronics, noted that his company uses SystemC TLMs practically everywhere – for architectural exploration, hardware implementation, firmware, driver development, and functional verification. Motivations include productivity, architectural choice, and better support for software. But he cited a number of “blocking points.” Examples: tools have limitations with respect to design size and clocking, SystemC profiling/debugging capabilities are limited, and SystemC/RTL co-simulation “needs improvement” to better show cause and effect.
Yutetsu Takatsukasa, technical engineer at HD Lab, noted some of the benefits of high-level synthesis. Simulation is 20-500X faster, and there’s high reusability and “less stress” for the engineer, he said. One thing that’s needed now is a standardized synthesizable SystemC subset, he noted.
Jen-Chien Yeh from ITRI, a Taiwanese research institute, brought some impressive data from a recent experiment with high-level synthesis. Not only did his data show a reduced design time from 12 months to four months – it also showed a better quality of results. Specifically, synthesized RTL beat hand-crafted RTL in gate count and power, with the same critical path timing. (Like the other user panelists, Yeh didn’t mention products by name – but he is scheduled to talk at the Cadence Ecosystem booth Thursday about ITRI’s experience with high-level synthesis).
Mark Johnstone, who was recently profiled in an Industry Insights blog, summed things up by noting that SystemC won’t completely replace RTL – no more than RTL has completely replaced custom design. But will designers move to SystemC and TLM as a mainstream design practice? “We have to,” he said. “There is no other solution when you look at the next level of complexity.”