Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Last week at the Design Automation Conference, it dawned on me that since the first Design Automation Conference I attended was in 1985, this is my 25th DAC. Both the conference and the EDA industry have seen major changes since that time – and they’re still going on.
1985 was one of the first years that DAC had exhibits, and the exhibit floor was small and by today’s standards. At the time, I was just starting to cover a new industry called “CAE” (computer-aided engineering) for Computer Design magazine. CAE was mostly about gate-level schematic capture and logic simulation. The “big three” were Daisy, Mentor, and Valid. In the mid-1980s, they were starting to get into IC and PCB physical design, then (and sometimes now) referred to as “CAD.” They successfully overtook the incumbents in this space – Applicon, Calma, and Computervision – and someone subsequently invented the term “EDA” to refer to CAE plus CAD.
Over the years, hundreds of new vendors appeared at various DACs, and just as many disappeared or were acquired. The era of Daisy, Mentor and Valid gave way to the era of Cadence, Synopsys and Mentor. RTL synthesis and Verilog replaced gate-level schematics, formal verification appeared, and system-level design has been the “next big thing” since about, say, 1992. At DAC, booths got bigger and flashier, giveways more extravagant, and the exhibit floor took on more of a carnival atmosphere. Members of the press and analysts were treated (subjected?) to numerous breakfasts, lunches, extravagant dinners, and special perks like Las Vegas shows, Disneyland jaunts, and New Orleans jazz. There was a technical conference program too, but who had time?
Nowadays, in keeping with the times, things are a little more muted. Much of the exhibit floor now consists of demo suites filled, hopefully, with actual customers. The giveaways aren’t as fancy and there isn’t as much of a party atmosphere, except, of course, at the annual Denali party. Some of the attendees I spoke to this year were looking for jobs or clients.
It seems to me there are fewer startups and fewer big product announcements than before, and certainly less press coverage, although a lot more blogs. No blockbuster announcements this year – nobody got sold, bought, or sued, no “breakthroughs” in standards efforts, no new industry consortia to solve all our problems.
So, maybe instead of “new and exciting,” we need to focus on pragmatic, evolutionary changes that build from current strengths. For example, as I’ve written previously, we can step up to transaction-level modeling (TLM) rather than step down from some new proprietary language with no connection to implementation. And if DAC becomes a little less “exciting” with toned-down exhibits, fewer big announcements, cheaper giveaways, and an invigorated conference program with some good content for EDA users, that’s quite all right.
For another long-time perspective on DAC and EDA, see the blog written by my colleague Dan Holden, who works in PR here at Cadence. Dan talks about the amazing progress that’s been made in design productivity over the years, and notes that even in these times of recession, EDA “holds an important key to economic revitalization.” Now this is where we can find the “excitement” in EDA. It’s about a contribution that’s been there all along and continues to impact society in a profound way.
Note: For a look back at the first DAC in 1964, see my recent blog.