Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
STMicroelectronics relies heavily on virtual platforms for pre-silicon software development and hardware/software verification of its consumer products. Some of the responsibility for the development and use of these platforms falls to Laurent Ducousso, IP verification and software development platform manager at ST.
Ducousso appeared on two panels at the recent Design Automation Conference. The first was a virtual platform panel at the Cadence Ecosystem booth, where he noted that ST is on such a short time scale that the company needs to develop hardware and software concurrently. The only way to fulfill this need, and to get a start on early software development, is with virtual platforms, he said. At the panel, Ducousso also spoke about ST’s use of a “hybrid” approach that combines virtual platforms with emulation. This is a valuable capability when more model accuracy is needed, or when only RTL is available for an IP model.
Ducousso also spoke at a lunch panel sponsored by Cadence, Calypto, and Forte. Here, he provided a broad view of how ST uses SystemC transaction-level modeling for architectural exploration, hardware implementation, firmware development, driver development, and functional verification. He also noted a number of “blocking points” for widespread TLM use, including a lack of SystemC profiling and debugging tools.
In the short video clip below, Ducousso talks about how ST uses virtual platforms, what kinds of software can be developed with them, where models come from, and what’s challenging about virtual platform development. In answer to the last question, he notes that virtual platforms are created in the hardware world and then used by software designers, and that a “huge gap” still exists between hardware and software design environments.
If video fails to launch click here.
In this interview, although not on the video clip, I also asked what’s available and what’s most needed in terms of tool support. Ducousso said that automated tools are available to help with assembly and compilation of virtual platforms, but a profiling capability is still needed.
But what I find most intriguing is Ducousso’s mention of a cultural gap between the hardware and software design worlds. It appears that what is needed is not just better tools, but a new level of mutual understanding and cooperation among hardware and software designers.