Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Setting up a metrics-driven verification environment isn’t just a matter of tools – it also requires a mindset change along with support from management, according to panelists at the Cadence Ecosystem booth at the Design Automation Conference. Panelists from Broadcom, STMicroelectronics, and Verilab described their challenges and successes in setting up a metrics-driven, or as some say “coverage-driven,” verification flow.
For the first half of the discussion, panelists talked about their own experiences with coverage-driven verification. They discussed topics such as code and functional coverage, Open Verification Methodology (OVM) testbenches, constrained-random simulation, the need for universal coverage metrics, and what kinds of metrics might make sense for formal verification. As moderator, I then posed the question of what it takes to move from a conventional verification methodology to a metrics-driven approach.
“I think the biggest challenge is the mindset,” said Gurvinder Sareen, engineering manager at Broadcom. “You have to have buy-in from the designers and the management. They’re used to a traditional flow driven by ad-hoc mechanisms, directed tests, and scenarios not bound to any metrics. Shifting that mindset is a big challenge.” He added, however, that “we did succeed in doing that a few years back, and now people see the value.”
Gregory Augier, read/write channel verification leader at STMicroelectronics, noted that his group is in the process of moving to metrics-driven verification and has recently decided to use OVM testbenches and functional coverage. While this transition is not yet completed, Augier said he thinks it is an “absolute requirement” for his group.
Initially, he said, there was resistance from engineers and management “because they did not fully understand what functional coverage or metric-driven verification is about, and they wanted to see an environment where they could run any kinds of directed tests. I think now they are starting to realize the value of this methodology, and they realize that starting with a good verification plan is the key to verification success.”
Jason Sprott, CTO of verification services provider Verilab, noted that his company is a heavy user of metrics-driven verification – but there’s some work involved. “The challenge we face, and try to help our clients with, is managing the human aspects of functional verification,” he said. “How do we deal with the fact that people have to specify the metrics we need to collect, and understand the data we need to analyze?”
Mike Stellfox, Jason Sprott, Gregory Augier, and Gurvinder Sareen (left to right) speakat the verification panel at the Cadence Ecosystem booth.
Panelist Mike Stellfox, principal verification solutions architect at Cadence, noted that many customers are now moving from directed testing to coverage-driven approaches. “There’s a problem, and it’s the metric,” he said. “The metric that management is used to is the test list, and they get really nervous when the DV [design verification] guys get this new constrained-random tool and say ‘don’t worry, you won’t see a test list.’ The metric is no longer how many tests you have, because you’re not writing tesets. The metric is now coverage.”
One does, of course, need a tool flow that supports coverage-driven verification, and Stellfox noted some of the things it should include – such as an executable verification plan linked to metrics, a unified coverage database for simulation and formal, and an “open” methodology like OVM that supports multiple languages. The end goal is a “closed loop process” leveraging the coverage metrics obtained from various tools.
Some other points made during the discussion were as follows:
There was much else said during this lively discussion, which was almost entirely Q&A (no presentations), but what sticks with me is the realization that the “people” part of establishing a verification methodology is just as important as the “tool” part. “The mindset switch won’t happen overnight, it will take its time,” Sareen said. “But you will feel very good about it in the end.”