Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
The discussion about low-power IC design has been focused on digital implementation from RTL on down. We are beginning to move above RTL with tools and methodologies that consider power at a systems level. But what’s not so often discussed is the use of low-power design in mixed digital and analog ICs, and the impact of low power design on mixed-signal simulation.
At a low-power design panel at the Cadence Ecosystem booth at the recent Design Automation Conference, I asked how low-power design techniques affect analog circuitry. Albert Chen, field applications and marketing manager at Faraday, responded that many analog blocks have their own power rails and power supplies. He noted, however, that “we are seeing more and more analog IP that actually has low-power features as well. Let’s say there’s a three-channel DAC – it might be possible to power down one or two of those channels.”
I heard this point in a previous conversation with Koorosh Nazifi, engineering group director at Cadence. Historically, he noted, techniques such as multiple voltages and power shutdown have been implemented in the digital portions of an IC. But now there’s a trend towards the use of power shutoff (PSO) and multiple voltage levels in analog circuits, particularly in RF and wireless applications. Dynamic voltage and frequency scaling may appear in the future, but hasn’t really shown up yet for analog IP.
In a mixed digital and analog chip, low-power design techniques used on digital IP can affect neighboring analog blocks, and vice versa. This creates interesting scenarios for simulation to consider. Koorosh offered the example of a switchable digital control logic circuit that manages an analog/custom circuit such as an SRAM. When power is shut off on a digital signal that feeds into the analog circuit, the effects need to be reflected properly during mixed-signal simulation. Otherwise, debugging an X (unknown) state that could result from either the shutoff or a functional failure would become error prone and tedious.
Even for digital-only simulation, PSO is a challenge, as noted in a recent Cadence whitepaper on low-power verification. During shutoff, the simulator models data corruption internal to the power domain by setting all the internal values to Xs. This can invalidate unclocked assertions, prevent coverage events from triggering, and complicate scoreboards.
In a mixed digital and analog simulation, logical (digital) pins are interacting with electrical (analog) pins. Digital pins know only about 0, 1, X, and Z. Analog pins understand continuous values. Somehow digital logic levels must be translated into analog voltage levels. In the Cadence Virtuoso AMS Designer product, this can be done through automatically inserted virtual blocks called Connect Modules.
But what do we do if a power shutoff forces an X output from a digital block, and the digital block is interacting with an analog block? If an analog signal’s source can be traced to a digital signal that has a Common Power Format (CPF) definition, AMS Designer can automatically insert a “Power Smart” Connect Module that can distinguish between an X resulting from a functional error and an X resulting from PSO. The module can also back-trace digital drivers to get power domain and state information, and can perform a digital-to-analog value conversion based on this information.
What about analog blocks that use PSO or multiple voltage levels? You might have to insert isolation logic or level shifters, and if you do insert digital logic, this can be checked with a formal tool such as Encounter Conformal Low Power. But analog circuitry will need to be checked with Spice.
These are the kinds of challenges we need to start thinking about in the low-power design arena. To do so, we need to start thinking out of the digital “box” and remember that it’s the power consumption of the entire design, including all the analog components, that really matters.