Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Well-made process design kits (PDKs) are critical for successful IC design, and design teams should keep in touch with PDK technology development, according to Kristin Liu, principal CAD engineer at National Semiconductor. In an interview at the recent CDNLive! Silicon Valley, she talked about the challenges of PDK development and explained “model playback,” the topic of her CDNLive! paper.
Liu is involved in PDK development and automation, project management, customer support, PDK methodology and flow definition, circuit modeling, benchmarking, and new CAD tool implementation. She is working on BiCMOS processes for the analog ICs that National develops. National’s PDKs include customized schematic symbols, parameterized cells (Pcells), verification runsets, customized utilities, mask design libraries, and standard cell libraries. The PDKs are used in the Cadence design environment.
In the video clip below, Liu talks about the challenges of PDK development, the need for accurate device characterization, and National’s use of the Cadence Spectre simulator.
If this video fails to play please click here.
Liu’s CDNLive! paper was entitled “A Conventional Model Playback Utility In The Cadence Design Environment.” Model playback, she explained, is a utility developed at National Semiconductor that lets designers examine how a model behaves in real time. It lets designers “play back” the device characterization with customized design specifications. Designers can compare device behaviors among different processes, validate the model with different simulators, or view the model accuracy between the simulation results and the silicon measurement data, all in real time.
Liu has some words of advice for the IC design teams who rely on PDKs. “As an RF IC designer myself earlier, I felt frustrated and helpless with PDK issues,” she said. “Now I realize that it is important for designers to be involved in the PDK methodology definition. I’d encourage designers to work as closely as possible with PDK developers for feature enhancements, demos, design guides, design automation, and design flow benchmarking. This will maximize design productivity and reduce human error.”