Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
The 32/28 nm Common Platform high-k metal gate (HKMG) technology is “ready and open for business,” according to the title of a breakfast panel at the ARM Techcon3 conference Oct. 22. Panelists from IBM, ARM and Cadence talked about the benefits of HKMG, the requirements it places on the design flow, and the deep and early collaboration that made a supporting ecosystem with libraries and tools possible.
All of the panelists talked about the Common Platform/ARM/Cadence collaboration, which began in 2008 just a few months after the Common Platform started its process development work. Starting that early is very unusual, according to Jaya Jagannathan, director of semiconductor technology business development and marketing for IBM’s System and Technology group.
Jaya Jagannathan (IBM), Rob Aitken (ARM), and Vassilios Gerousis (Cadence) discuss the Common Platform 32 nm HKMG technology (left to right).
HKMG, introduced by the Common Platform at 32 nm, promises significant power and performance advantages. The main benefit of HKMG, according to Jagannathan, is that it allows the scaling of gate lengths to continue. This had almost stopped at 90 nm, he said, because gate oxides were only a few angstroms – and atoms – in width. But HKMG, which uses thicker materials, allows scaling to resume. Further, he said, HKMG allows the “densest SRAM in the industry at 32 nm.”
Jagannathan also said that the 32/28 nm process uses a “gate first” approach in which gates are processed towards the beginning of the process flow. This, he said, allows a 50 percent scaling from one generation to another, while minimizing design restrictions and avoiding the addition of complex process steps. “Based on all the work we’ve done jointly, I can tell you that we can achieve the gate density we promised, we can achieve the performance we promised, and we can achieve the simplicity that we promised with gate first,” he said.
Why 32/28 nm? 32 nm is the main process node, but it’s designed so that a 10 percent optical shrink will enable the half-node of 28 nm. Today, Jagannathan said, a 32 nm low-power (LP) process design kit (PDK) is available in a beta release, and a 28 nm LP PDK is available in an alpha release. IBM has been providing multi-project wafers (MPWs) to customers and partners including ARM and Cadence.
Rob Aitken, R&D fellow at ARM, noted that a physical IP library for the 32/28 nm HKMG process is available for download now. It includes 12 memory compilers, logic libraries, and new multi-channel libraries. The multi-channel libraries make it possible to reduce leakage by using cells that have slightly longer gate lengths. It’s an alternative to the use of high voltage-threshold cells, which can reduce performance.
“The HKMG process is really quite different from previous processes,” Aitken noted. As such, ARM and the Common Platform worked together on design rules, manufacturability, and the library itself. Aitken said ARM has had five tapeouts with the Common Platform 32 nm process, and one 28 nm tapeout. These test chips made it possible to demonstrate early collaboration and to work on design rules.
ARM also used the test chips to run feasibility studies. Engineers found that the 32 nm LP process is able to attain frequencies in the GHz range on critical paths at a nominal operating point.
Vassilios Gerousis, senior architect at Cadence, discussed two 32 nm test chips that Cadence developed with IBM, as described in a previous blog. One let Cadence develop a CMP model, and showed that the 32 nm process has less relative copper loss than 45 nm but higher variability. Another showed that the random variation is large compared to stress, which is a systematic variation. Results may change as the process matures, he noted.
Gerousis noted that Cadence has focused on several areas related to 32 nm, including advanced layout rules, a high-frequency router option to NanoRoute, manufacturing awareness, and the ability to handle large designs. “32 nm is really a breakthrough in terms of layout rules. The number of layout rules is tremendous, and the impact on layout tools is also large,” he noted. NanoRoute is “100 percent compatible” with these layout rules, he said, and the Cadence Virtuoso Space-Based Router supports 32/28 nm layout rules as well. To help with random variations, Cadence is supporting statistical design for timing, signal integrity and leakage.
Panel moderator Ana Molnar Hunter, vice president of foundry for Samsung Semiconductor, closed the panel by stating that “we’re seeing tremendous customer interest in this technology because of the advantages HKMG brings to customers. There’s a lot of excitement and a lot of built-up demand.” Indeed, a full room for an early morning breakfast panel is itself a sign of interest. Designing in a new process node is never easy, but it appears that those who want to move forward will find plenty of ecosystem support.