Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
The biggest challenge with verification is “always the schedule,” according to Chaitanya Kosaraju, senior design engineer at Xilinx. Thus, anything that can cut verification time without compromising coverage presents a huge advantage. At the recent CDNLive! Silicon Valley, Kosaraju showed how formal analysis reduced verification times from 3 ½ months to 1 month for a multiplexed pad interface block.
Kosaraju gave a paper entitled “Time-Saving Formal Analysis Approach for Multiple IP Connectivity Verification” at CDNLive! In it, he discussed the challenges of using a conventional simulation testbench approach for verifying a multiplexed pad interface, given the large number of possible input combinations. He showed how he used the Cadence Incisive Formal Verifier (IFV) to verify the entire block, with no need to generate test stimulus, set up functional coverage points, or write assertions from scratch.
In an interview after his presentation, Kosaraju further discussed his experiences with IFV. In the video clip below he tells how and why he uses formal analysis, how he saved verification time on his pad interface block, and how he developed assertions.
The pad interface block was Kosaraju’s first experience with IFV. There wasn’t much of a learning curve, he said, given that the IFV Connectivity Package automates the generation of assertions. Kosaraju observed that Xilinx found 16 bugs in a one-month period in the pad interface block, including bad RTL mappings, discrepancies in the spec, and documentation errors.
His advice for teams considering formal analysis? “Building the testbench environment takes so much time,” Kosaraju said. “If management wants to see some results, you can employ IFV and do some basic checks before your testbench is up and running.” He also advised engineers to “look at areas of the design where formal will probably fit, and where you have to use your testbench for verification. I think they both go hand in hand.”
Call for papers! The CDNLive! EMEA conference will be held May 4-6, 2010 in Munich, Germany, and abstracts for proposed paper submissions are due December 11, 2009. An academic track at the conference, developed by the Cadence Academic Network, is seeking paper submissions as well. The academic track provides a forum for university researchers to present their work to both academic peers and industry attendees.