Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
It was not surprising that a customer Q&A panel at the Logic Design Technology Event, held at Cadence last week, would focus almost entirely on functional verification. As one panelist noted, verification consumes over 50 percent of the design effort. What I found interesting was the amount of discussion around static formal checking and equivalence checking, and the extent to which it can replace gate-level simulation.
As moderator, I noted that all three user presentations at the event discussed the use of Cadence Encounter Conformal products, and all cited uses other than the equivalence checking for which Conformal was originally best known. In a presentation before the panel discussion, Arvind Chopra, design manager for the microcontroller product group at NXP Semiconductors, talked about Conformal Low Power. Camille Kokozaki, director of design automation services at Integrated Device Technology (IDT), talked about Conformal Constraint Designer and Conformal Equivalence Checker. Vishvabhusan Pati of Qualcomm, who didn’t join the user panel, talked about automated ECO handling with Conformal ECO Designer.
I asked panelists why they use Conformal. Some answers:
“We use it for equivalence checking and more and more for low power checking. There’s less time to run things at the gate level, hence it’s very important to use other techniques,” Chopra said. He added that “it does reduce the need for simulation at the gate level.”
“There is definitely a reduction in simulation,” Kokozaki said. “Once you change something and you cannot formally prove it is equivalent, guess what – you have to do a lot of simulation.”
Fred Jen, director of physical design at Qualcomm, said that “in the ideal world, we would eliminate all gate-level simulation. It would reduce a huge run time.”
Fred Jen (Qualcomm), Rajiv Parameshwaran (Sandisk), Camille Kokozaki (IDT), and Arvind Chopra (NXP) discuss verification at the Logic Design Technology Event (left-right).
An audience member noted that automatic test pattern generation (ATPG) requires gate-level simulation. “It’s true,” Jen responded. “But there are two parts to it. First you want to make sure your functional design is correct. ATPG is actually straightforward in terms of test.” Kokozaki said ATPG is a “checklist item,” and noted that “the debug and analysis of corner cases is where you spend most of your time. If you prove everything is functionally equivalent, you don’t have to go through that.”
Chopra, however, noted that “we have found some value in gate-level simulation. Sometimes there are things like clock glitches that are very hard to catch through any other means.” Later on, an audience member asked him why formal tools can’t do clock sequencing. Chopra responded that it would probably be feasible to put some assertions into a formal tool that would detect clock sequences that cause glitches.
Some other perspectives that came from the panel are as follows:
I’ll close with a pointed comment by Chopra – that there is no single tool or methodology that allows you to “sign off” and be assured that the design is completely checked and that it works. All verification approaches have both advantages and limitations. A big part of the verification challenge is finding the right approach at the right time.