Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
PCB design has been a quiet little corner of the EDA industry that’s typically overshadowed by IC design. But every chip must ultimately go into a package and onto a board, and given the increase in IC complexity and speed, that job can’t be getting any easier. That thought led me to wonder what’s going on in PCB design these days. Faster routing? Better signal integrity tools? Surely something interesting must be happening.
It turns out the real picture is much broader. Customer business challenges are driving new design strategies aimed at miniaturization, bandwidth, shorter design cycles, and energy savings. These demands could result in a significant retooling in PCB and IC package design. There’s more detail in a recent series of whitepapers from the Cadence PCB and IC package group.
The whitepapers, which do not discuss products, describe design challenges and needed solutions as follows:
1. Miniaturization and complexity
Problem: More functionality is being squeezed into smaller and smaller form factors. With advanced process nodes, ICs are growing smaller, but the number of I/Os is increasing. Interactions between ICs, packages and boards have a large impact.
What needs to happen: Interconnect routing that can handle small packages with large numbers of bumps or balls. Embedded devices on inner PCB layers. Substrates that allow high-density interconnect (HDI) and microvias. Support for Rigid-Flex PCB substrates. Support for system-in-package (SiP). IC-package and package-PCB co-design.
2. Faster data throughput
Problem: Everyone wants more bandwidth, and interface standards run at double or triple the speeds of a few years ago. Interconnect between ICs must keep up with multi-gigabit data rates.
What needs to happen: Interoperable I/O models not tied to specific simulators. 3D modeling for package interconnect. Integrated simulators and field solvers. Compliance testing for communications protocols employed in the design.
3. Shorter design cycles
Problem: Time to market pressures demand fast design turnaround times. There are too many iterations during the PCB design process.
What needs to happen: Constraint-driven design flows with rules stated up front. A constraint-driven flow that supports HDI rules. Design authoring that combines schematics with other representations (such as tables for large pin count ICs). Design for reuse. FPGA/PCB co-design and pin assignment. Support for team design.
4. Environmental concerns
Problem: Compliance with directives like RoHS and WEEE is needed for global marketing. Consumers are increasingly concerned about energy consumption and carbon footprint.
What needs to happen: Access to compliant parts and materials. Tracking compliance through bill-of-materials. Leveraging product lifecycle management (PLM) software.
These issues will be explored more thoroughly at a Virtual Conference to be held Wednesday, Dec. 2. The conference will discuss the recent Allegro and OrCAD 16.3 releases, which address many of the points cited above. It will also feature speakers from DownStream Technologies, Motorola, Artwork Conversion, Xilinx, Schlumberger, Dassault Systems, and other customer and partner companies. Clive “Max” Maxfield will give what is sure to be an entertaining keynote entitled, “Electronics Miniaturization Through The Ages (From Antiquity to the 25th Century).” Max offered a preview in a recent blog.
Further information and free registration for the virtual conference is available here.