Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Traditional synthesis flows aren’t keeping up with IC complexity and low-power demands, according to Laszlo Borbely, design engineer at Micron Technology. At the recent CDNLive! Silicon Valley, Borbely discussed a new flow that uses concurrent multi-mode synthesis and low-power optimization based on the Common Power Format (CPF). He showed how the new flow worked on a memory controller IC.
The traditional flow, Borbely explained, employs bottom-up synthesis for separate submodules, where submodule I/O delay is budgeted for the worst case. Top-level synthesis is constrained to satisfy the worst-case mode, thus over-constraining the overall design. Power structures are added later, with power shutoff (PSO) simulation delayed until the netlist is available. Test structures are added later as well.
In the new flow, PSO can be simulated at the register-transfer level with CPF. Synthesis is top-down and does not require module-level constraints. With multi-mode synthesis, the top level is properly constrained for each mode, not the worst-case mode. Power and test structures are added during synthesis.
The main result is that the design is not over-constrained, and area is not wasted. Also, since power and test are added during synthesis, timing is more likely to be correct before place and route. Isolation and PSO cells can be inserted automatically, and equivalence checking can be automated and driven by the CPF file. Tools used in Micron’s flow include the Cadence RTL Compiler, Conformal Logic Equivalence Checker, Conformal Low Power, and SoC Encounter.
In the attached video clip taken from an interview after his presentation, Borbely discussed the need for multi-mode optimization, problems with the existing synthesis flow, the role of CPF, and the advantages of the new approach.
If video fails to launch click here.
Borbely has some advice for implementing a multi-mode optimization synthesis flow. “It is probably most successful if the functional modes are described in detail, and each mode is specified as simply as possible,” he said.