Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
The primary way that people describe or categorize analog simulators is in terms of raw performance – what one might call “wall clock” time. That’s a short-sighted view. The real issue is verification productivity, and that’s a much broader – and more interesting – question that leads us to reconsider the way in which analog verification should be done.
Certainly simulation speed is important. Whether you’re a digital or analog designer, simulation is never fast enough. A common bottleneck on the analog side, for instance, is closed-loop simulations of PLLs. Anyone who claims to speed that up will attract some attention.
As a result, numerous vendors, including recent startups, have emerged with various claims about “fast” analog simulation. Some are offering parallelized versions of Spice on multi-core workstations or GPU platforms. Others are touting various flavors of “Fast Spice,” which trades off accuracy for a boost in performance – and may require a fair amount of tuning to reach the right tradeoff.
Performance claims misleading
But raw performance claims are misleading, notes John Pierce, director of circuit simulation and verification marketing at Cadence. The actual performance of a simulator is not only customer-dependent, but heavily design-dependent. As an example, he noted that the Cadence Virtuoso Accelerated Parallel Simulator running on 4 CPUs could be as much as 50X the speed of single-CPU Spice for a very large circuit, but could be 2X, 5X or 10X the speed of Spice for a small circuit.
As of today, much of the analog verification process is not automated at all. Consider what takes place in PLL verification. After simulating the basic building blocks, designers typically tabulate the block parameters into system models that can be anything from an Excel spreadsheet to a sophisticated MATLAB model. Designers then apply some functions, perhaps written in C or MATLAB; obtain system performance specs for the PLL; and evaluate which corners they really need to simulate. That’s a manual task that could potentially be automated by EDA software.
Thus, to evaluate verification productivity, we have to look at the entire verification process from end to end. The question is not how fast a simulation runs, but how long it takes to get a chip out the door, or prepare a pre-verified IP block for SoC integration. Verification productivity ultimately determines how many designs a team can complete in a given period of time.
Automating analog verification
To really boost verification productivity, John believes that analog simulation should strive for the kind of automation now available to digital designers. Digital verification now provides such technologies as executable verification planning, metric-driven verification, assertions, constrained-random test generation, and coverage. Not all of these capabilities apply to the analog world, but automated results checking would be a desirable feature to add.
Cadence analog simulators today let users set up valid modes of operation for a given device. In effect, this lets designers write an “assertion” to ensure, for example, that voltage does not go below or exceed a certain level in a particular mode of operation. A future step could bring that capability up to block design.
Ultimately, John said, the analog world should follow the digital world in adopting separate verification teams. This will allow analog verification methodologies to develop and mature, and bring expertise and rigor into the analog verification process. But it requires a change in thinking about the roles of analog design and verification.
Now, isn’t this a more interesting discussion than talking about “wall clock” time for a PLL simulation?