Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
The big mystery behind the recent Apple iPad announcement is the A4 processor that powers this touchscreen, “tablet” PC. What’s in it, and why did Apple design its own system-on-chip (SoC) as opposed to using off-the-shelf hardware? First, I offer some tidbits of information and speculation gleaned from various on-line articles, and secondly, I have a few thoughts about what the A4 tells us about the future of chip design and EDA.
As noted in a Cadence Community blog by Jack Erickson, a tablet PC has some special requirements. It has to be more graphics-intensive than a traditional PC, requiring more CPU horsepower. It also needs longer battery life than a PC, with a smaller and lighter battery. This is hard to do with off-the-shelf hardware.
About all the Apple has publicly said is that the A4 is the “most advanced chip” the company has ever used, and its power efficiency gives the iPad up to 10 hours of battery life. The Apple iPad spec sheet calls it a 1 GHz “custom designed, high-performance, low-power system-on-a-chip.” Apple has IC design expertise from its April 2008 purchase of low-power processor developer PA Semi.
Here’s what a few on-line articles have said:
New York Times
This article notes that Apple has taken a bold step by designing its own processor, but has also taken on extra engineering costs. It notes that several key PA Semi chip engineers have already left Apple. The article also says that some analysts believe Samsung is manufacturing the A4.
Suzanne Deffree’s blog states it is “assumed” that the A4 came out of the acquisition of PA Semi. But a blog comment notes that it takes at least 12-18 months to design, debug and manufacture an SoC like the A4, and that the design was likely underway before the PA Semi people came on board at Apple.
A CNET reporter describes the A4 as an SoC integrating a main processor, a graphics processor, a memory controller, and other functions. The article says the core processor is from ARM, maintaining compatibility with the iPhone.
There’s some interesting history here. The article notes that PA Semi outlined a vision for an SoC PowerPC architecture, called PWRficient, in 2005. The sole member of the family was released in 2007; it ran at 2 GHz with an average 13 watts power consumption. Meanwhile, Apple was struggling to put a G5 processor into a PowerBook in 2005 and was running into thermal challenges. “It was in these dire circumstances that Apple took notice of PA Semi,” the article states.
Bright Side of News
This article claims that the A4 uses an ARM Cortex-A9 processor (like the Nvidia Tegra and Qualcomm Snapdragon) and an ARM Mali GPU. It describes the A4 as “mostly” ARM IP.
As time goes on, I’m sure there will be “teardowns” that will tell us a lot more about what’s inside the iPad and what’s been integrated onto the A4. Meanwhile, here are three thoughts about what the A4 might tell us about the future of chip design in the mobile consumer industry:
The EDA industry can be reassured that there will always be custom hardware design. But the growing demand for IP integration and power management will place heavy demands on next-generation EDA software.
Excellent point, Gary. Reducing design costs and unit (manufacturing) costs will be absolutely critical going forward, and will be a key imperative for the EDA industry in 2010.
Richard, a fourth point to the three that you've listed ... groundbreaking electronic products that require SoC will be ones envisioned to have sales in numbers to merit the effort financially, not just in engineering. So EDA will also need to provide solutions that also improve ROI on such designs (e.g., cycle time reduction). That way, we will more likely see a proliferation of such electronic marvels offered by a wide variety of suppliers, rather than the opposite. :)
Great insight into how a product like this is put together that can only be told by a Silicon Valley insider!