Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
I view a panel as successful when I leave the room knowing
more than when I came in. Such was the case at the "What keeps you up at night"
panel at DVCon Feb. 24, which offered some interesting, provocative, and in
several cases surprising perspectives about challenges and solutions in IC
design and verification.
Moderator J.L. Gray, verification consultant at Verilab and author of the Cool Verification blog, said the
purpose of the panel was to "let people purge, get things off their chests, and
have a good discussion to see what kinds of solutions we can come up with."
While previous DVCon "Industry Leaders" panels included EDA CEOs or
representatives, this year's panel was very different. Participants were:
Following are some of the conclusions I found most
Analog models come
too late, or are just plain wrong
Pillia noted that her group works with mixed-signal blocks
with small amounts of digital content. Verification starts with the digital
part, but the analog model comes too late. "We are trying to come up with a
solution to get an architectural model up front," she said. She also noted that
Verilog-AMS is too slow, and that AMD uses a "homegrown" simulation tool that
requires a lot of hand-holding.
"When I ask an analog designer to give me a model so I can
start verifying, they give me something that is similar but not exactly the
same as what they're designing," said Melamed. "My struggle is to convince them
that what they give me has to reflect what they're doing."
Flows are more
important than methodologies or standards
"Asking about methodology is the wrong question," Goodenough
said. "Asking about workflow is the right question, because that's what impacts
cost and schedule. There is no end to clever languages. It's more about how you
use them in the workflow." He noted, however, that "some languages allow us to
be more productive, and some allow easier SoC integration."
People are more
important than anything...but training is lacking
Kelly, CEO of Verilab, spoke from the audience to say that a quality
verification team is the key to reaching time-to-market. "I would much rather have a mediocre tool flow and great
engineers than a great tool flow and mediocre engineers," he said.
This comment touched off a discussion about the lack of
training for new verification engineers, and the failure of universities to
prepare new engineers for the real world. "I see a lot of resumes from young
engineers coming from school," said Crocker. "There is no adequate software
training for people going into this [verification] business."
"Verification is a mix of hardware and software," Melamed
said. "New college grads who know a lot about software and a little about
hardware do okay. Those who know a lot about hardware and have only rudimentary
ideas about software don't do very well."
(Note: Last year I blogged about the Cadence
Academic Network, which was set up to help universities train new engineers
for real-world occupations).
There can be a
"negative benefit" from IP reuse
If silicon IP is not easy to integrate and reuse, it can
actually hurt more than it helps, according to Gary. "When the reusable design data falls
below 50 percent, the benefit in terms of effort savings is almost zero," he
said. "At lower levels, it costs more to try and reuse IP than to build from
Open source IP is not
An audience member asked if open-source IP will help
engineers sleep a little better. Apparently not. "There is no free lunch,"
Goodenough said. He noted that the software community is large enough to
support and maintain open source, but the IC design community is much, much
"Okay, so you get some open-source VIP and run it in
simulation," Melamed said. "When it core dumps, who do you call?"
85 percent of
projects are missing schedules
Numetrics helps IC design companies optimize staffing and
productivity, and it's a challenge. "We try to keep design cycles short," Gary said. "The reality
is that 85 percent of the projects out there are missing their schedules, and
unfortunately they're off by 10 to 150 percent. Quantifying tasks is a critical
The $50 question: one
vendor or two?
Before the panel, moderator J.L. Gray put out a request for
questions and offered a $50 prize for the best question. It was: "Is what keeps
you up at night the fact that you went to bed with only one vendor, or more
than one vendor?"
If you stick with one vendor, Melamed said, you miss the
"flexibility and opportunity" of having two. But having to deal with two or
more vendors causes a lot of pain. He then expressed the hope that OVM and VMM
will combine into one methodology. As I noted in a recent
blog, that is one goal that's now within reach.
Photo by Joe Hupcey