Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
heard about the escalating costs of system-on-chip (SoC) development. But what
are the costs, and what are the potential savings? Steve Glaser, corporate vice
president of strategic development at Cadence, filled in some of those numbers
at a keynote speech March 24 at the International Symposium on Quality
Electronic Design (ISQED).
talked about both design costs and unit costs, and identified "best practices"
that can help reduce both. He also discussed the cost of delay (getting to
market late) and the cost of failure (such as respins). "We're dealing with the
exploding costs of design and trying to get to the point where we can create a
very predictable and profitable chip design industry," he said.
First, the bad news
presented some information about design and unit costs. It comes from various
sources, including customers and analysts:
The good news - best practices can
unit costs can be significantly managed by bringing "best practices" into IP
creation and SoC integration early, Steve said. Some specific suggestions are
Finally, some good numbers
provided a few examples of the time and cost savings that are possible through
good design techniques:
One of my
more popular blog postings last year suggested that SoC development costs are chronically
underestimated. If that's the case, the kind of information that Steve
presented in his keynote can only help.
Thanks for a concise summary up to the point!
I completely agree the IP quality and issues in SoC integration are indeed resulting in skyrocketing SoC development cost. and indeed, best practices can help.
The best practices for IP to be "integration ready" includes making sure IP is optimized for low power, high test coverage, clock structures and timing at RTL development stage, rather than waiting for killer issues to surface at late implementation stages. For externally supplied IP's, you have to analyze the SoC adaptation risks before integration. Atrenta SpyGlass platform provides this capability.
I have one more data to add for "some good numbers". We have found that early implementation-aware analysis by RTL designers and SoC integrators can result in over 10X productivity boost for platform-based design Methodology.
Mixed-signal integration is indeed increasingly becoming a challenge. Again, what is needed is an early analysis to identify issues that can be fixed upfront.