Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Early software development on software virtual prototypes is
a great capability, but at some point hardware/software integration requires
the accuracy that only real hardware can bring. When that occurs, there are
three choices - acceleration, emulation, and FPGA prototypes. Even though we
are accustomed to seeing acceleration and emulation as almost the same thing,
each of these three choices is different and each has a distinctive role to
I have these thoughts as Cadence rolls out the Palladium XP,
a verification computing platform that unifies acceleration capabilities from
Xtreme product line with Incisive
Palladium emulation, incorporating some of the strongest capabilities from each
platform. You can read
the press release here, but in this blog I'll look at the larger story
behind the announcement. Why put acceleration and emulation in a single
environment? What role does either play in hardware/software integration? And
how do we define "acceleration" and "emulation," anyway?
I put these questions to Ran Avinun, product management
group director for system design and verification at Cadence. The answers are not
as straightforward as one might think. Ran's answers were as follows:
You can see from the above that there's a fine line between
these definitions. But there's still a distinction. With acceleration, you are
speeding up a simulator, and you should have most or all of the benefits of the
simulator. For example Palladium XP, which is optimized to accelerate the
Incisive Enterprise Simulator (but can support other simulators as well),
supports such features as executable verification plans (vPlans), metric-driven
verification with OVM-based testbenches, pseudo-random test generation, and
coverage metrics in acceleration mode. Metrics can be collected and analyzed by
the Incisive Enterprise Manager.
Emulation generally provides a self-contained verification
environment. It provides extremely fast, testbench-independent verification
speeds - up to 4 MHz with the Palladium XP - and offers fast bring-up times. It
lets you plug in real-world hardware and run real-world applications. Emulation
does not, however, provide the stimulus randomization capability of simulation
and acceleration, and coverage metrics are limited to the design since the
testbench is ported into the hardware.
In the hardware/software integration process, therefore, you
might start with a software virtual prototype, and then find you need more
accuracy to debug hardware/software interactions or run a power analysis. You
can first move some portions of the design into hardware while running the
verification environment on a workstation. This is "acceleration."
The next step would be to move everything including the
testbench into hardware, at which point you are running "emulation." Now you
have fast execution speeds and the ability to directly run applications on
target hardware. You can also run the environment in a hybrid (acceleration plus
emulation) mode in which a design or testbench runs on the workstation while
the emulator is connected to a target. A continuum flow that combines
acceleration and emulation is thus an important feature.
What about FPGA
Can FPGA prototypes replace accelerators and emulators? FPGA
prototypes are, after all, much faster. But as Ran noted in a recent
Q&A interview, bring-up time is unpredictable and accuracy is
questionable, since the design may change as it's mapped to FPGA hardware.
Design changes are often required because partitioning and clocking is not a fully
automatic process. Turnaround time and debug may also be poor with FPGA
The diagram below shows how virtual prototypes,
acceleration/emulation, and FPGA prototypes address hardware/software
development and integration. Virtual prototyping is most useful for high levels
of the software stack that have little or no hardware dependency. FPGA-based
prototyping makes it possible to move further down the stack.
Acceleration/emulation is the best solution for the lowest parts of the stack,
which typically have a strong hardware dependency. Accuracy and short bring-up
times, which are the strong points of acceleration/emulation platforms, are
However, emulation and acceleration may also be
used earlier in the process, while FPGA-based
prototyping is used later in the process when most of the hardware bugs are
A verification computing platform that brings forth the best
capabilities of both acceleration and emulation is thus an important tool for
I like the high-level diagram which shows the main technologies for HW/SW integration but for me another story emerges. All of these environments have their own pros and cons which, with next generation chip design complexities and aggressive product cycles, probably all will be needed. The question will not be which of these technologies to use but how to use all of them together. The basic unit of HW/SW interface accuracy is the register so what we need to ensure is that all the models (e.g. firmware model, virtual, TLM, RTL, HVL models) are fully aligned. In order to facilitate smoother HW/SW integration right throughout the design flow, we need register management tools like Socrates Bitwise (www.duolog.com/.../bitwise-register-management) to keep the models aligned and reduce time spent in debug.
I think that acceleration and emulation are a good bridge between Virtual and FPGA prototyping but model management and centralization is key to the smooth transition between these technologies