Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
The Embedded Systems Conference could hardly have found a
more interesting keynote speaker than Dr. Michio
Kaku, a well-known author and theoretical physicist who recently wrote a
book entitled "Physics
of the Impossible." As a frequent watcher of his programs on the Science Channel, I wasn't surprised
when he talked about some amazing technology that's just a decade or two away.
I was somewhat surprised when he directly addressed Moore's Law, and
suggested that quantum effects may halt its advance by 2020. "Unless we prepare
for this," he warned, "Silicon Valley may
become a rust belt."
Looking a Decade Out
First, the good news. Setting aside (for now) the really
far-out stuff like interstellar travel, Dr. Kaku talked about some exciting
technology that's on the near horizon. For example:
But What About
But how are we going to build all this nifty stuff? The bad
news, for those of us connected to the semiconductor industry, is that it may
not be with silicon as we know it today.
Law tells us that compute power will double every 18 months as we move to lower
process nodes. By 2020, Dr. Kaku believes, chips will cost a few pennies and
will be everywhere - but Moore's
Law will be in serious trouble. One reason is that heat generation will be so
intense that "you could fry an egg on a chip." Stacking die into cubes won't
really help, he said, because heat generation increases exponentially as we go
down the process curve.
The second problem is quantum tunneling,
which refers to a particle's ability to penetrate energy barriers. When feature
sizes are merely 5 atoms across, Dr. Kaku said, "electrons leak out and you
can't predict where they are." This is because of the Heisenberg uncertainty principle,
which tells us that the location and velocity of a particle cannot be
Dr. Kaku noted that work is ongoing on a number of silicon
alternatives, including molecular computers, quantum computers, optical
computers, and graphene
sheets. But none of these are "ready for prime time." So the question remains -
what will the new technologies he describes be built from?
A Reality Check
Long before quantum effects relegate further scaling to the
"physics of the impossible," moving to the latest process node will be too
expensive for many companies. SoC development costs at 32 nm are now estimated
at $100 million, and 22 nm, with its requirement for double patterning, will be
even more expensive. Yet we need billions of microscopic chips that cost
pennies to bring about the inventions Dr. Kaku described.
How do we solve this problem? By easing hardware and
software IP integration and lowering development and unit costs, the EDA360 vision articulated by Cadence
earlier this week can help. EDA360 isn't looking at quantum or molecular computing
- yet - but it may help us extend the life of silicon, and thus support the kind of
innovation described in Dr. Kaku's fascinating keynote.