Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
My May 13 blog discussed the significance of the Silicon Integration Initiative (Si2) OpenPDK Coalition, which is seeking to define an open standard that will allow foundries to create a single process design kit (PDK) representation that can be translated into different input formats. What is necessary to make this happen? To get the ball rolling, Si2 has identified seven requirements, as described below. These will be points of discussion as the standards effort moves forward.
1. Interoperable OpenAccess (OA) Symbols
This goal has already been fulfilled! A common OA symbol set, originally donated by Cadence, has been available for download from the Si2 web site since 2007. Sumit DasGupta, senior vice president of engineering at Si2, noted that the symbols "have been proven by years of use at Cadence, so they are very robust." If needed, OpenPDK will add additional symbols and parameters for advanced features. (It should be noted that OpenPDK does not necessarily require OpenAccess).
2. Component Description Format (CDF) Specification
A CDF representation stores the parameter values that go along with a process. With a common CDF specification, the OpenPDK Coalition can set up a "design parameter database" that foundries can write to. They will only have to do so once for a given PDK, and then translators can bring the information into existing data formats. The diagram below tells the story.
3. Callback Specifications
Callbacks typically occur when changes in designs trigger re-evaluations. An infrastructure to support callbacks already exists on OA. OpenPDK will support all languages identified by coalition members, and recommend needed extensions.
4. Parameterized Cell (including SKILL PCell) Evaluation
OpenPDK strategy is not to define parameterized cells, but to specify standard ways in which the cells can be specified. "We are trying to standardize on two ends of the PCell -- on what things drive the PCell evaluation and where it gets stored," DasGupta said.
5. SPICE Socket
Steve Schulz, Si2 president, noted that there's been a longstanding need to create an API interface for OA that makes it possible to invoke any SPICE simulator. The OpenPDK effort provides a new incentive to make that happen, he said. What's the connection? "It's related to callbacks and triggering re-evaluations," he said. "Once we have this standard interface, if a callback is triggered that requires a re-evaluation through SPICE, there will be a much greater efficiency."
6. OpenAccess Technology Enhancements
Si2 has proposed OA enhancements such as DFM-aware routing and updates to LEF/DEF and translators.
7. OpenDFM With Targeting
OpenPDK will align with the Si2 Design for Manufacturability Coalition and make use of the OpenDFM 1.0 specification that is currently out for review. One goal is to extend OpenDFM to cover recognition of device structures.
The OpenPDK Coalition has announced its founding members, including Cadence, and has issued a Request for Technology (RFT) that covers many of the points above. The Coalition has started working as a single group, and will soon charter working groups. "The rest is work in progress," as DasGupta said. A June 14 Design Automation Conference workshop will provide more details.