Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Will the 32/28 nm process nodes ever go "mainstream," or
will costs, complexity, and power problems put these nodes out of reach for all
but a handful of users? High-k metal gate technology could make the difference,
according to John Heinlein, vice president of marketing for ARM's Physical IP
division, in a keynote speech in the IP Talks! presentations hosted
by ChipEstimate.com at the Design Automation Conference.
IP Talks! presentations are ongoing at the ChipEstimate.com
booth Monday-Wednesday, with a long list of presenters from IP
companies and foundries. The half-hour talks are being videotaped, and a video
of the Heinlein keynote is already available.
Heinlein started his talk by noting that mobile computing
applications are now driving system-on-chip design. He cited a prediction that
calls for 2.4 billion consumer mobile devices by 2013, along with 11 billion
embedded and enterprise microcontrollers. One strong driver is the explosive
growth rate in 3G communications. "This really is an opportunity for us," he
said (referring, I believe, to the entire SoC design ecosystem).
Despite the opportunity, SoC development is becoming much
more complex and expensive, Heinlein noted. Mask costs are approaching $5
million, and it costs billions to develop a new fab. Semiconductor companies
need to make "many millions of units" to recover the costs of design and
ARM's John Heinlein
presents at IP Talks!
And then, power is a huge obstacle. "Power trends are going
in the wrong direction," Heinlein noted. At 45 nm, he said, power consumption
went up; in previous generations, it went down. The power challenge, in fact,
has limited the performance gains available at 45 nm. In addition, he noted, "battery
technology is not nearly keeping up with Moore's
Are High-K Metal
Gates the Answer?
High-k metal gates provide "one solution to the exploding
power problem," Heinlein said. He noted that ARM is working with the Common
Platform on this technology at 32/28 nm. The technology allows better
performance as one scales from node to node, while reducing power, especially
"The shift to high-k metal gates, coming at 32 nm and 22 nm,
has the promise to bring scaling trends back to what we were used to," he said.
"It's also going to reduce design complexity because people had to do really
crazy things to manage the power. And it will make it easier to use aggressive
ARM physical IP for 32 nm is now available for the Common
Platform, Heinlein said. It's the result of an early collaborative effort that
influenced the process development in such areas as resolution enhancement
technology (RET). He noted that ARM has done extensive silicon validation and
has taped out test chips. One added low-power technique is variable channel
lengths; this is said to provide more reduction than merely changing the
Some claimed results in the transition from 45 nm to 32 nm:
a 43% decrease in leakage, a 30% decrease in dynamic power for the same
performance, and a 55% area reduction for the same performance.
I did a separate, short video interview with John Heinlein
after his talk. In the video clip below, I asked about cost reduction, power
challenges, high-k versus silicon-on-insulator, and restricted design rules. To see the video, click here or launch the video below.
So will 32/28 nm ever become mainstream? "We're trying to
open this process technology to the broadest possible set of entrants,"