Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Analog and RF IP creation isn't easy in this era of rising
complexity and shrinking process nodes. Supporting the integration of IP into
SoCs poses many difficulties as well. Jacob Rael, senior manager at Broadcom, is an analog/RF designer who
knows these challenges well.
In the short video interview below, Rael describes his work
in the radio group at Broadcom, discusses challenges with analog and RF IP creation,
describes a verification process that starts with behavioral digital models,
and explains how his group makes things easier for SoC integrators.
If video fails to open, click here
This interview was conducted at the June Design Automation
Conference, following Rael's appearance on a lunch panel about Silicon
Realization that I
blogged about previously. At the panel, Rael talked about the difficulties
of scaling analog and RF to new process nodes, and noted that 65 nm is the best
process to support analog and RF. He also talked about Broadcom's use of simple
behavioral digital models to verify connections and functionality.
Given that the EDA360
vision paper emphasizes the need for greater support for IP integration, I
asked Rael whether there's a need for more tools to help ease the process of
analog and RF integration into SoCs. "I think that would help a lot," he
replied. "For example, the flow we use right now for timing model development
is kind of haphazard. We use an LVS tool from one vendor, then we use [Cadence]
Assura to get the parasitic variation, and then we use a different tool to do
the back annotation. A really simple task like getting a capacitor back-annotated
to a node can spiral into weeks of work."
With more and more analog and RF blocks going into SoCs of
all types, better support for analog/RF IP creation and integration will clearly
become a critical feature of tomorrow's EDA environments.