Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Open-Silicon is a
fabless SoC and ASIC design company that provides a complete "spec to silicon"
development capability. As such, folks at Open-Silicon are well aware of the
challenges posed by SoC design and silicon IP integration - they face those
challenges every day.
In the following video interview Naveed Sherwani,
Open-Silicon CEO, discusses his company's unique business model, talks about
challenges in IP integration and SoC verification, and comments on statements
in the EDA360 vision paper about
the need for tools for integrators and for integration-optimized IP. The
interview was done at the recent Design Automation Conference, where
Open-Silicon, a Cadence customer and partner, was among the presenters at the
If video fails to open, click here.
Not included here are some comments Sherwani made about
addressing derivative SoC designs. He explained that Open-Silicon can take an
existing chip and make modifications, starting with the existing chip and a
change document from the customer. Open-Silicon then does the micro-architecture,
the verification, and sometimes even the software as part of a complete
In the video clip, Sherwani comments that IP must be
verified in the context of the SoC and the applications it will run. I think
this is a very important point. The IP doesn't work until the system works, and
the system doesn't work until the software runs on it as expected.
This concept clearly expands the scope of verification. But
it also opens the door to reduced costs, faster time to market, and better
quality. If you take an application-driven perspective, as proposed by EDA360, there's
no other way to go.
Naveed is on target that IP must be verified in the application that is intended.
Industry certification and plugfest can only do so much and many providers do not provide a complete subsystem (digital/analog/drivers) for this testing. Too often, integrating components purchased from different IP vendors do not work together (and this is just at a subsystem level, let alone at the SoC). Once you integrate the subsystem with the system, additional application testing must prove that the entire SoC works as expected.
The first level verification that should be required for all IP is: does it pass at least pass a certification/plugfest. But passing this does not guarantee anything until the fully integrated design is verified. The last level of verification must be at the integrated, complete design.