Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
You probably know that silicon-on-insulator (SOI) technology
offers lower power and/or better performance than bulk CMOS, and that qualified
IP libraries are available. But what's the impact on the digital design flow?
Fairly minimal, but there are a few things you need to know about timing and
signal-integrity analysis, according to an August 25 webinar presentation by
ARM and Cadence.
Entitled "Are You Ready for Silicon On Insulator Design
Process," the webinar was presented by Mike Jacobs,
senior product manager at Cadence, and Remy Pottier, head of SOI marketing and
business development at ARM. The webinar was the second in a series of Digital
Implementation and Signoff webinars that will be rolling out over the next
few weeks. I blogged
separately about the first webinar, which covered on-chip variation and
statistical timing analysis.
As Remy noted, ARM has IBM 45nm SOI physical IP libraries
available today, and expects to roll out a 32nm library in the fourth quarter.
He also pointed to the wide variety of third-party IP currently available at
the Chipestimate.com SOI Portal.
He believes that SOI is ideal for gaming, networking, and base station markets,
and is increasingly attractive for mobile phone applications.
Modeling the History
What concerns digital designers the most (aside from wafer cost)
is the SOI "history effect," which occurs because the transistor body voltage
is dependent on previous switching activity. The same device will switch
differently depending on how active it was previously, because body voltage
builds up as activity increases and discharges as activity decreases. If it is
properly characterized in the physical IP library, the history effect is mostly
taken care of "under the hood" by the design tools - but there are a few
changes with respect to signoff timing analysis and signal-integrity analysis.
Timing analysis for SOI uses two libraries per
process-voltage-temperature (PVT) corner, compared to one library in bulk CMOS.
A Max-SOI library is characterized for the slowest possible operation, and a
Min-SOI library is characterized for the fastest possible operation. Once set
up, the timing tool will use Max-SOI for slower delays and Min-SOI for faster
delays. To check worst-case conditions, setup checks will use the Max-SOI
library on the launch edge and hold checks will use the Min-SOI library on the
Signal integrity is a little more complex. Traditional
signal-integrity analysis doesn't model the history effect correctly, Mike
noted; to do so accurately would require a transistor-level simulation. There
are several options:
None are perfect choices. To provide a better option, the Encounter Timing System offers a
"hybrid" noise analysis that uses Min-SOI and Max-SOI models, and only drops
down to transistor-level simulation for extremely noisy nets. In any case, Mike
said, SOI will not increase noise analysis runtime by more than 10 percent.
The Bottom Line
Any decision about whether to use SOI for a given
application depends on several key factors - performance, power, die size, and
cost. Concerns about design flows or physical IP should not be high on the
list, and that's why ARM and Cadence have an ongoing collaboration in support
of SOI chip development.
The Digital Implementation and Signoff webinars will be
roughly one week after each live presentation.