Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
The first-ever Global Technology Conference
(GTC), held by GLOBALFOUNDRIES
Sept. 1 in Silicon Valley, made it clear that the company is aggressively going
after the advanced-node foundry business and is moving ahead quickly on 28nm
and below. GLOBALFOUNDRIES claims three distinctive capabilities in its move to
GLOBALFOUNDRIES has been moving quickly since its founding
in 2009. Its global reach encompasses the former AMD fab in Dresden,
Germany; the former
Chartered Semiconductor fabs in Singapore;
and a new fab under construction in upstate New York. That fab will be aimed at 28nm and
below and will install extreme ultraviolet (EUV) equipment, with an expected EUV
production date of 2014-2015.
GLOBALFOUNDRIES is currently in early production of its 32nm
HKMG technology, with volume ramp-up in late 2010-2011. The 28nm process uses
the same "gate first" metal stack, and will go into "risk production" in Q4
2010. Doug Grose, GLOBALFOUNDRIES CEO, said the company expects multiple 28nm
tapeouts by the end of this year. One that's been announced is a dual-core,
Cortex-A9 based test chip built in collaboration with ARM.
I noticed that 28nm was mentioned far more often than 32nm
at GTC. It seems that the company is placing considerably more emphasis on the
28nm node. "We believe that 28nm is going to be an inflection point for the
industry and is potentially a technology node that will change the landscape of
the foundry industry," said Chia Song Hwee, GLOBALFOUNDRIES COO.
Gates Come First in GLOBALFOUNDRIES
HKMG is not a new or unique technology - it's expected to be
widely used at 32/28nm due to its power and performance advantages. What's
different at GLOBALFOUNDRIES is its "gate first" process technology, which
contrasts to the "gate last" method that's more typically used to build high-k
metal gates. According to GLOBALFOUNDRIES, the gate-first approach re-enables
transistor gate length scaling that stopped at 90nm because of the inability to
scale silicon oxynitride (SiON) thickness.
Gregg Bartlett, senior vice president for technology and
R&D at GLOBALFOUNDRIES, said that the gate-first approach offers comparable
or superior performance to the gate-last approach, and that gate-first provides
10-20% smaller die size. Relative to 40nm, he said, 28nm gate-first HKMG offers
a 2X density increase, over 30% performance improvement, over 40% active power
reduction, and 50% leakage power reduction.
GLOBALFOUNDRIES offers a 28nm SLP library for low power,
cost sensitive applications; a 28nm HP library optimized for multi-core high
performance; and a new 28nm HPP library that promises a 10% performance
improvement over HP.
Rethinking DFM with
GLOBALFOUNDRIES claims an industry first with DRC+, which
represents a new approach to design-rule checking and DFM. Aimed at 28nm and
below, it's based on 2D pattern matching. According to Luigi Capodieci, R&D
fellow at GLOBALFOUNDRIES, the company first pre-characterizes all shapes
present in the layout. It then uses pattern matching to identify shapes that
might cause lithography hot spots. DRC+ thus creates a library of "yield
The claim is that DRC+ is as accurate as a full-blown
lithography process simulation, while running as fast as a DRC engine. I plan
to revisit DRC+ in more depth in future postings.
The same day as GTC, GLOBALFOUNDRIES claimed another
industry first with its 28nm Analog/Mixed-Signal production design flow
development kit. Developed in partnership with Cadence, the flow includes
PCells that enable functionality in the Cadence Virtuoso design tools. The
complete production-level flow is planned for release in Q4 2010, with silicon
validation scheduled for early 2011. The reference flow includes parasitic
extraction, rapid layout prototyping, analog layout guidelines, EM/IR analysis,
and circuit simulation, and it works with DRC+ and HKMG.
Why is this significant? "We've done a lot of work in the
past with Cadence and Synopsys on digital flows for 28nm," said Jim Ballingall,
vice president of marketing at GLOBALFOUNDRIES. "This is a first in the
industry for an analog/mixed-signal flow. It's an important feature because our
customers have SoC designs that require analog, digital and RF."
In the short video interview below, Ballingall offers
additional commentary on the gate-first HKMG technology, DRC+, and the
analog/mixed-signal flow, in addition to GTC itself. He also comments on the
importance of collaboration and describes GLOBALSOLUTIONS,
a new ecosystem partner program of which Cadence is a member.
If video fails to open, click here
Hardly skipping a beat, GLOBALFOUNDRIES is moving right on
to the 22/20nm process nodes, with risk production expected in 2H 2012. It
looks like the advanced node foundry industry is going to be competitive,
innovative, and interesting to watch.