Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
A common belief is that "analog doesn't scale." But analog/mixed-signal design can indeed work at advanced process nodes. An inside look into how, and what the challenges are, comes from a recent partnership between GLOBALFOUNDRIES and Cadence that produced a 28nm analog/mixed-signal design flow development kit.
My take from this experience is that analog/mixed-signal at 28nm is challenging but not prohibitive. Yes, leakage and parasitics can be more problematic, and analog blocks won't shrink as much as digital blocks, but there are no big roadblocks that make analog/mixed-signal design at this node unfeasible. And now, thanks to the above-mentioned partnership, we have a reference flow that shows just how it can be done, using GLOBALFOUNDRIES "gate first" high-k metal gates (HKMG) 28nm technology.
Why put this flow together? "There are new effects at 28nm that people might not be aware of," said Bob Chizmadia, director of analog/mixed-signal technologies at Cadence. "When you put a reference flow together, it shows an example of how designs should be done."
What's In the Flow
One thing to clear up right away is that a foundry process reference flow is far more than just a "demo." As Bob said, "it's significantly more comprehensive. It would take a designer a week to go through all the documentation for the entire flow. They get the entire reference database, the PDK [process design kit], standard cell libraries - it's much more in depth than what you could get from a demo."
Specifically, the flow covers the following:
Cadence tools in the flow include Virtuoso Analog Design Environment (ADE), Virtuoso Layout Suite (VLS), and Virtuoso Schematic Editor (VSE). As Bob noted, however, "we actually drive everything through Encounter, so we show both sides of the mixed-signal implementation."
Challenges at 28nm
So, what was learned about analog/mixed-signal at this process node? For one, Bob said, "parasitic effects at 28nm are much more significant than at other nodes." The flow thus places a lot of emphasis on looking at parasitics early in the design, and providing techniques to sweep parameters to find out which are sensitive to parasitic effects.
A second issue is device leakage, and that makes it important to look at different threshold voltages. "There are challenges getting circuits to operate across all corners," Bob noted. "You do end up with a lot more corners and you have to be very judicious knowing what effects to look at for each corner."
Finally, there's a need to do earlier floorplanning and to be aware of what is going on in the physical design. "You can't just throw the design over the wall to layout. You need to account for what's going on in the layout earlier," Bob said.
To get some further perspectives, I talked to the team of Cadence engineers who developed the reference design. With its 28nm low-power process, they noted, GLOBALFOUNDRIES was able to maintain leakage characteristics similar to those seen in 40nm "general" processes. Thus, there was no need to redesign architectures used for 40nm non low-power processes.
I think the above information should be encouraging. Is 28nm analog/mixed signal design challenging? Absolutely. Is it so daunting that only a handful of leading-edge users will ever try it? It appears that won't be the case.
Thanks Richard. There is evidence that certain analog functions can be created with digital logic enabling scaling in tandem with the rest of the digital system. Stellamar is doing this with an ADC for some sensing applications, and they are working on the other analog functions as well. It is fairly interesting (www.stellamar.com).