Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Veteran EDA investor Jim Hogan has a practical interest in system-on-chip (SoC) Realization, and he said so at the start of his keynote speech at the North American SystemC User Group (NASCUG) meeting today (Feb. 28, 2011). "My perspective is how I make money off this," he said. "I'm in business to sell companies or do IPOs. I'm looking for opportunities to make money."
The NASCUG meeting is co-located with the DVCon conference, also beginning Feb. 28 in San Jose, Calif. The NASCUG meeting also includes standards updates and user presentations.
In his speech, Hogan said he will focus his investments on SoC Realization as articulated in the EDA360 vision. "I like the Cadence lexicon," he said. (However, as Hogan's own speech shows, EDA360 is no longer just "Cadence lexicon" but a concept that is being discussed and applied across the industry).
SoCs Are Where the Money Is
Hogan began his talk by pointing to semiconductor industry growth of around 30% in 2010, with an expected 10% growth in 2011. But the money, he noted, is increasingly in SoCs rather than discrete ICs. One slide he showed suggested that SoCs have gross margins of 40-60%, compared to 10-20% for discrete ICs.
However, there are challenges. "The value chain is broken and the shift in value is going back to the systems guys," Hogan said. "The guys on the bottom need to figure out how to make money." Intel, he noted, is the best manufacturing company in the world, but Intel is not strong in applications. ARM is dominating the mobile market and moving into servers, and Intel will become an ASIC supplier, Hogan predicted.
While ARM processors have "won the war," Hogan noted that "the ARM market cap is nothing compared to their licensees. They're not really capturing the value. Where the value is being captured, it's at the system or SoC level. IP guys are getting some of that value and EDA is getting almost nothing."
A New Direction for EDA
Hogan briefly reviewed the EDA360 categorization of the marketplace in terms of Silicon Realization, SoC Realization, and System Realization. "Silicon Realization is what I call EDA classic," he said. "It's been around forever and the ecosystem is there, and it's generally not a place I want to go."
SoC Realization, however, "is where I want to focus my EDA investments over the next 5 years." Part of SoC Realization, he said, is validating IP quality and functionality. In this context, "adaptive" IP makes sense, he said; "I shouldn't be confined to a single processor architecture."
Hogan cited other aspects of SoC Realization, including:
"You've got to be able to provide the SoC to the system customer with software capability up to the operating system," he said.
Right now, Hogan said, SoC Realization has a "nascent" ecosystem. Dozens of companies are offering IP sourcing, SoC creation, or SoC handoff, but nobody is offering all of these. That's good news for Hogan. "Whenever there's a fracturing of the supply chain, and the value changes or disaggregates, that means I can make money," he said.
"The whole shift in emphasis is going to be SoC Realization. It's an opportunity for us to make money," Hogan concluded.
For a closer look at Hogan's SoC Realization "shopping list," see today's EDA360 Insider blog post by Steve Liebson.