Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
The Universal Verification Methodology (UVM) 1.0 standard has been released by Accellera, but (surprise, surprise) it's not perfect and more needs to be done. What's still missing, and what should Accellera do next? Most panelists and audience members at the DVCon conference March 1 appeared to be leaning towards an approach that will clarify and simplify the new standard before forging ahead with major new features.
Titled "UVM - Final Answer or Phone a Friend," the panel was moderated by Cliff Cummings of Sunburst Design. Panelists included the following UVM experts, shown left to right in the photo below:
The good news is that major companies are moving ahead with UVM. Fowler noted that AMD has been using a "slightly modified version" of the Open Verification Methodology (OVM) since 2008, and is now undergoing a "very large migration effort" to move from OVM to UVM.
"We have traction inside Intel with UVM," Alsop said. "Major design teams are definitely aligning towards UVM. Now that the 1.0 release is out, the next step for us is to do some internal testing. We do have some infrastructure changes to make."
How Open is UVM?
The UVM reference implementation is available for online download under an Apache open-source license. "Contributions are really encouraged," Sarkar said. "Users can contribute by joining the forums and sending us patch code. Even if you don't have development access, you can still add code and submit your patches."
But that doesn't mean it's a free-for-all. "If you're trying to contribute code you need to be aware there is a process," Alsop said. "It's open source but it's open source through a committee. We will absolutely look at it, but it's going to be reviewed by the entire committee."
It should be noted that the reference implementation is not the standard - the standard is a PDF reference manual. The reference implementation will be updated in accordance with the standard, but as Bergeron noted, "the standard is the standard."
What's Missing From UVM?
UVM 1.0 added several significant new features to its OVM predecessor, including run-time phasing, a register package, and support for the Open SystemC Initiative (OSCI) transaction level modeling (TLM-2) standard. But panelists had some thoughts about features that are still lacking. Bergeron's list included a scoreboard, performance analyzer, and hardware abstraction layer.
"There are quite a few things that could be added, whether it's extensions to coverage, various constraints, and aspect-oriented modeling," Rosenberg said. Fowler said that language deficiencies should be handled by the SystemVerilog language committee, not the UVM committee. An example of a feature that should be pushed to the language committee, he said, is field macros.
"I am involved in the IEEE SystemVerilog language committee, and we are pushing for enhancements like AOP [aspect-oriented programming], multiple inheritance, and overloading," said Alsop. "We're doing some of these enhancements with an eye towards improving UVM." Alsop also added that "we really need to be moving towards a multi-language capability for UVM." He noted, however, that there has been some "pushback" on features like AOP.
Bergeron echoed some of that pushback. "I challenge people here," he said, "to tell me whether you are really confident using virtual methods and polymorphism. And now we're starting to talk about multiple inheritance? And putting AOP on top of that?"
One audience member asked about the possibility of a mixed-signal UVM. As Rosenberg noted, Cadence presented a paper on a "UVM-MS" methodology at DVCon the very same morning.
Is It Time to Cool It?
A couple of audience members said things have gone far enough for now. "I think if we put anything else into engineers' heads they're going to explode," one said. "Now that we're done [with UVM 1.0], let's cool off, and fix what's there. The register package is a new thing and there are going to be bugs."
"You guys keep adding more and more features," another said. "When do we stop so we can figure out what we need to do?"
"We shouldn't artificially bridle this thing," Fowler responded. "There's a lack of capability in some areas that need to be addressed." However, he added that "there is nothing huge on the table right now that's going to require months and months of effort on the committee. We're not going to sit on our hands for the next six months, but we'll focus on completing the features we know about."
"There are small things we may need to enhance, but we need to clean up the methodology," Rosenberg said. "Ease of use is probably the biggest challenge for UVM right now. If we want wide adoption we need to make sure UVM is easy to use, consolidated and consistent."
"There are things we're still learning in going from OVM to UVM," Fitzpatrick noted. "When you add in new run-time phases, what are you going to do with them? We could use feedback from users."
Alsop noted that the Accellera committee is being very careful to maintain backwards compatibility as new features are considered. He also noted that UVM is a committee effort, and that "people who are passionate about the features and fixes they want to get in are going to win."
Further information about UVM is available at the UVM World web site.
Photo by Joe Hupcey III
Excellent summary of a very interesting panel session. On the spec vs. the reference implementation question, yes Janick said the spec is the spec, but Tom and Ambar pointed out that the way the process actually works right now, much of the documentation that is "the spec" comes directly from code comments in the reference design. This is significant. Like most open source projects, the code basically is the spec. This isn't a spec with several competing proprietary implementations that each have varying degrees of spec compliance. This is open source code that you can download and run anywhere.