Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Design for manufacturability (DFM) is a fairly mature discipline that you don't hear much about these days. But a recent keynote speech outlined two interesting new developments. One new twist complements traditional model-based and rules-based approaches with pattern matching, while another brings DFM further up "in design" so that problems can be avoided during IC layout and analysis.
These emerging ideas were discussed by Vinod Kariat, Cadence fellow, at the International Symposium for Quality of Electronic Design (ISQED) March 15. His keynote speech was part of a plenary session sponsored by Cadence and moderated by Chi-Foon Chan, president and COO of Synopsys (who is also chair of the ISQED 2011 Steering Committee).
Kariat started his talk by looking at what's really important - the end product. He described a marketplace in which "smart phones are the new PC, and everything is application driven. It's no longer driven by high-end CPUs, it's being driven by mobile devices." He then mentioned two key business challenges - time to market and profitability.
"Ramp to yield is a very critical aspect of how we look at these products," he said. "Without good manufacturability you don't get the devices you want, you're not profitable, and you don't have time to market." How does DFM help? "What we really need from DFM is to bridge that gap and bring designs to volume at a time when you want them."
Kariat identified three algorithmic approaches that can be applied to DFM. The first two are traditional, while the third (pattern-based) is an emerging trend.
An example of pattern matching from Kariat's presentation is shown below. The top left shows a pattern that is DRC clean and that passes litho simulation. The bottom left shows two of these patterns next to each other; it's still DRC clean but will result in a lithography failure. If you identify this pattern as a yield detractor, you can avoid it in the future.
As Kariat mentioned, GLOBALFOUNDRIES uses a pattern-matching approach called DRC+ that provides a library of yield detractor patterns to avoid. A previous blog post describes DRC+ in more detail.
"In Design" DFM
The second trend that Kariat discussed involves moving capabilities from the foundry to the design flow. In a traditional flow, he noted, DFM is a post-signoff step. That's okay if there are only a few hotspots to fix, but if there are many, you have to "go back to the drawing board and start again."
"We're bringing more DFM engines into our implementation tools, so you have a convergent design flow rather than a flow with many iterations," Kariat said. An example from the custom flow is the use of electrical constraints on transistors to avoid downstream problems with stress and variability. An example from the digital flow is the ability to look at timing based on an accurate CMP analysis.
DRC+ is another "in design" DFM example, and it applies to both custom and digital flows. The concept can be taken further with automated fixes for problematic layout patterns, using techniques like moving edges.
DFM is not a problem that has been "solved," Kariat concluded. "We have more work to do. It's moving more and more up into the design flow, and as new technology features evolve, new challenges will come."