Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Cache coherency is essential for any processor-based system that uses cache memory. And now, it is moving from software into hardware in multi-processor mobile devices, due to ARM's new AMBA 4 Coherency Extensions (ACE). What does that mean from a verification standpoint? Newly available verification IP (VIP) specifically for the ACE protocol provides an answer.
Primarily aimed at multi-processor ARM Cortex-A15 designs for mobile devices, ACE provides hardware-level cache coherency. Cadence today (June 6, 2011) announced its support for ACE with an AMBA 4 ACE verification solution.
The shift from software to hardware cache coherency is "pretty dramatic and significant," according to Pete Heller, senior product marketing manager for Verification IP and Interconnect at Cadence. Why is it happening? "Software cache concurrency schemes take too many cycles and consume too much power," Pete said. "To gain back those cycles and to reduce power consumption, you need to move that into hardware." This is particularly true in mobile computing applications, where "you need to devote your cycles to making the apps responsive while at the same time avoiding major drains on battery life."
More Processors, More Complexity
As Pete explained, single-processor systems can satisfactorily manage coherency using a software-based approach. However, software approaches aren't efficient enough in multi-processor systems. To increase headroom and optimize performance in these systems, coherency needs to move from software into the hardware itself.
One consequence of hardware cache concurrency is that verification is more complex. Directed testing isn't adequate because the state space is too big - engineers cannot write specific tests for every possible scenario that could occur within the system. Thus, constrained-random stimulus generation is needed, along with functional coverage. It is essential to look for VIP that supports this methodology when performing ACE verification .
A Two-Part Solution
The Cadence ACE VIP solution has two parts, both of which are required. One is the ACE VIP itself, which is used to ensure that each individual processor and memory behaves correctly. This VIP provides constrained-random test generation and functional coverage to verify the operation of masters and slaves. The second part is an Interconnect Monitor (ICM) that monitors the interconnect to ensure that communication between all components is accurate and in compliance with the ACE specification. The graphic below shows how the VIP and ICM work with the device under test (DUT).
The Cadence ACE VIP resulted from a close collaboration with ARM. It works with simulators from Cadence, Mentor Graphics, and Synopsys; supports the UVM and VMM verification methodologies; and works with languages including SystemVerilog and e. It is part of the Cadence VIP Catalog.
The VIP press announcement is available here. For additional information visit the AMBA VIP web page, see Cadence in booth 2237 at DAC in San Diego, or attend the ARM, Cadence and TI Exhibitor Forum on June 7 at DAC.