Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
For some time now, IC verification engineers have been gathering at quarterly meetings in 10 cities around the world for lunch meetings that include networking and presentations. This happens through DVClub, which has new events coming up for August in Austin and Silicon Valley, and has just posted user presentations from a previous event. Here's a quick update on DVClub and some details about the latest developments.
The goal of DVClub, according to its web site, is "to have fun while helping build the verification community through quarterly educational and networking events." The club was founded by, and is organized by, Eric Hennenhoefer, with help from some 50 volunteers. Hennenhoefer is a self-described "serial entrepreneur" who founded Obsidian Software (recently acquired by ARM) and Silicon Elite, and is now director of verification enablement at ARM.
The club hosts events in Austin, Bangalore, Boston, Bristol (U.K.), Dallas, Delhi, Eindhoven (Netherlands), Research Triangle Park, San Diego, Toronto, and Silicon Valley. Membership is free and open to all non-service provider semiconductor professionals. Events generally involve lunch followed by a technical program and time for networking.
Following the Obsidian acquisition, ARM has become a sponsor of DVClub. Other sponsors are Cadence, SpringSoft, and Silicon Elite. The DVClub web site notes that "in addition to picking up most of the direct costs of our events, Cadence has been very supportive in helping DVClub with speakers and venues. Cadence has been with us since the beginning, when we thought 30 people was a lot." From personal experience I can report that a lot more than 30 people come to DVClub events now, at least in Silicon Valley.
Upcoming Lunch Events
Austin, August 15, Cool River Café
The theme is "Hands-on Verification." Doug Smith, engineer/instructor at Doulos, will present a two-part talk on the Universal Verification Methodology (UVM). It will cover the "Easier UVM" approach to using UVM, and then discuss the UVM register abstraction layer.
Silicon Valley, August 17, Dave & Buster's, Milpitas
DVClub is offering what it calls a "Verification Metrics Double Header." Greg Smith, senior verification manager at Oracle, will speak on "Using bug arrival rates to predict the future." James Roberts, senior verification engineer at Oracle, will speak on "High performance collection of coverage metrics using a relational database back end."
Newly Available Presentations
There's a wealth of information in the DVClub archives, where you'll find presentations from past events. The latest addition includes these presentations from the premier DVClub event in Delhi, India, that occurred July 6, 2011 at Cadence Design Systems India.
There's a lot more at the DVClub web site. You can join the club, get email updates, sign up for the newsletter, and browse job listings. DVClub also has regional LinkedIn groups and is active on Twitter. But the best part is the free lunch events. I'll be there in Silicon Valley Aug. 17.
Recent Cadence blog postings on DVClub events:
DVClub: Verification Users Discuss Assertion Challenges and Solutions
Video: DVCon and DVClub Case Study: NextOp's BugScope for Assertion-Based Verification (ABV)
Mars Rover Talk: Engineering In A Different World
Intel Speaker: How to Avoid "Firefighting" in Verification