Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Something interesting has been happening at the Cadence ChipEstimate.com site. Go there and you'll find IP Insider, a new blog written by longtime electronics industry editor John Blyler (right). This bi-weekly blog offers provocative insights into the technical, legal and business issues behind semiconductor IP, as well as implications for high-tech intellectual property in general.
In late July and early August, for instance, posts discussed the cost of IP theft, pondered whether a "patent bubble" is increasing the lawyer-to-engineer ratio, considered the usefulness of IP scorecards, commented on Qualcomm's acquisition of gesture recognition IP, and noted Carl Icahn's awareness of IP issues in connection with the Google purchase of Motorola Mobility (in which Icahn invested heavily).
To get the best view of the blog, however, I suggest reading Blyler's July 15 post, "Lack of Coverage Hides Fascinating IP Stories." Here, he laments the lack of coverage in mainstream technical media, and comments that "many users may think that semiconductor IP is a boringly mature topic, but that view is far from reality as IP moves into new and expanding markets."
What new markets? Blyler listed some of the topics covered in his previous blog posts, including IP subsystems, robotic IP, RF MEMs, sensors, chip packaging IP, and FPGA IP. Also on this list is manufacturing and process IP, which is not semiconductor IP but represents a new area that is closely related. Blyler, an engineering physicist by background, also mentioned some interesting future possibilities - including the merging of silicon and carbon-based IP, hardware/software "co-IP" methodologies, and "intention-based quantum entanglement IP."
"Still think IP is boring?" he concludes. "As familiar and mature as the IP market may seem, significant changes are happening right now."
There's a lot more at the ChipEstimate.com site. In addition to the extensive semiconductor IP catalog for which ChipEstimate.com is best known, you'll find EDA news briefs, an extensive video library, and an archive of the bi-weekly ChipEstimate.com newsletter and its "Tech Talk" columns. If you haven't been there for a while, and you have anything to do with semiconductor IP whatsoever, it's worth a look.