Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
What's the hardest question for a verification manager to answer? Greg Smith, senior verification manager at Oracle, found that out soon after he moved from design into verification at Hewlett-Packard some years ago. The question is, "when will you be done?" At a DVClub Silicon Valley meeting August 17, Smith demonstrated a novel way to answer that question using a technique derived from the software testing world.
As I noted in a recent blog post, DVClub is an organization that holds lunch meetings for verification engineers in 10 cities around the world. Cadence is a long-time sponsor. The recent DVClub Silicon Valley meeting actually had two speakers from Oracle; I'll write about the second speaker, who discussed the use of a relational database for coverage collection and analysis, in a later blog post.
When Smith was confronted with the question, "when will you be done," he started thinking about conventional verification metrics. These included test plan completion, functional and code coverage percentages, bug arrival rates, RTL rate of change, and schedule milestones. "The real problem I have with all these metrics," he said, "is that they are all backward looking. They tell you what ground you covered but they don't provide a lot of predictive capability. And they are all subject to the human errors of omission and commission."
Out of the "Stone Age"
Smith started looking for a quantitative, calculated way to predict and track verification schedules. He started researching software development metrics, and found a wealth of material. "We are in the Stone Age compared to software when it comes to using advanced techniques to analyze your design, and to construct predictive project metrics," he said.
What Smith discovered is a technique called "Rayleigh Curve Based Estimation" that makes it possible to predict how many resources are needed to test a design, when, and for how long. It also predicts bug arrival rates with a high degree of accuracy. (Smith referenced a paper by Holly Richardson that I have been unable to find on line, but some articles on the same topic are located here).
The "magic," as Smith described it, lies in the Rayleigh Distribution Model formula shown at right. To explain a little further:
Em = errors expected in this periodTd = total number of measurement periods (how long is the project)t = elapsed time (which week am I in)Er = total number of errors expected
The point is that you only need two pieces of information -- project duration, and the number of bugs expected. So how can one predict expected bugs? Smith went through databases for complete projects and figured out the bug density by looking at bugs per line of executable RTL code. He came up with a density of 1 bug/150 lines of Verilog, which incidentally is 2-3X lower than the norm for software bugs.
Moving to Processors
Smiths' technique worked well at HP, where he was involved in 10 successful ASIC tapeouts with first-time success. In his presentation, he showed how he discovered that some verification projects that looked like they were near completion really weren't. Since the technique can also predict how many resources are needed to find a given number of bugs per week, he was able to show when projects needed more resources to be completed on time.
When Smith moved to Sun Microsystems, which was subsequently bought by Oracle, a problem emerged. His technique worked fine for ASICs and large FPGAs, but what about processors? Here, bugs per line of code is not as meaningful, because processors are much more structured than ASICs. Smith did some research and came up with a way to estimate bug density by looking at the average number of bugs found per condition.
In a processor project that was just completed, Smith said, his predicted bug count from 2 years ago was only off by one percent. In conclusion, he noted, verification engineers can use this method to track their bug discovery rate versus an expected rate, providing a reference point to assess not only "am I done" but the harder question of "when will I be done."
Smith's presentation is available on line.