Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
The upcoming 20nm process node promises tremendous advantages in power, performance and area - but it's also very challenging in terms of design complexity, lithography, and manufacturability. A newly published whitepaper from Cadence, summarized here, sets forth an approach that can mitigate the challenges of 20nm.
While each new technology node has its challenges, the move to 20nm presents more than most. One much-discussed challenge is double patterning, which uses two or more masks to image a single layer. It's needed in order to get current lithography equipment to print correctly at a node where features are one-tenth the wavelength of light used in lithography. The whitepaper describes the design challenges of double patterning and the tool support it requires.
Intent, Abstraction, Convergence
So what's new at 20nm, aside from double patterning? According to the whitepaper, "what is unique to 20nm is the deep and complex dependency of manufacturing and variability issues on top of the timing, area, and power issues designers were already facing." As a result, "everything about 20nm design and implementation is interrelated and inter-dependent in complex ways." The traditional iterative and sequential design flow will not work - a holistic flow, in which each stage is interdependent, is needed.
As noted in the EDA360 definition of Silicon Realization, three capabilities bring this holistic flow together. They are:
The whitepaper provides practical examples of each. For example, it shows how unified design intent facilitates low-power design and makes layout-dependent effects (LDE) more predictable. It illustrates how abstraction supports greater complexity and capacity (example: a pattern-based approach finds potential yield problems 10,000 times faster than printability simulation). And it describes how convergence throughout the flow, with signoff checks run at multiple points, paves the way to successful silicon.
Making Double Patterning Work
The whitepaper also provides a number of insights into double patterning and what's needed to make it successful. It notes that double patterning requires the successful decomposition of the design layout into multiple masks, and that this places some restrictions on the layout. Managing double patterning cannot be left to a final signoff tool; it must take place throughout the flow.
Double-patterning aware placement
More specifically, placement tools must understand that certain cells cannot be placed next to one another (both because of double patterning and LDE). Routing tools must model the way a layer will be separated into two layers, or "colors," that can be recombined in lithography. Physical verification tools need to ensure the final decomposition is accurate.
The whitepaper concludes that "keeping design intent in mind and leveraging smarter abstraction methods and technologies, advanced node design teams will be able to achieve convergence and deliver timely silicon." At 20nm, the whitepaper notes, "holistic design flows offer the only practical, predictable path to working silicon." The whitepaper is available here.