Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
To implement DDR4 memory in a system-on-chip, you'll need both memory controller IP and PHY IP. If there's a standard interface between the two, you won't be locked into a particular controller/PHY combination for future designs. That's why the newly released DDR PHY Interface (DFI 3.0) specification is important news for anyone considering a DDR4 memory implementation.
The DFI 3.0 specification was announced today (Sept. 19, 2011) by the DFI Technical Group, an independent standards body launched by Denali Software in 2006. Participants in the group include ARM, Cadence, Intel, LSI, Samsung, ST-Ericsson, and Synopsys. At the same time, Cadence announced DFI 3.0-compliant design and verification IP.
The chairman of the DFI Technical Group is Denali veteran John MacLaren, now member of consulting staff at Cadence. I recently talked to MacLaren to get some background on the group, the DFI specification, and what it all means for IP and SoC designers.
Basically, the DFI specification defines an interface protocol between memory controller logic and PHY interfaces, with the goal of reducing integration costs while improving performance and throughput. The protocol defines the signals, timing, and functionality required for efficient communication across the interface. The specification does not place any restrictions on how the memory controller interfaces to the system design, or how the PHY interfaces to the memory devices. The DFI interface does not define the implementation details within either the memory controller or PHY - only the interface.
Too Many PHYs
Denali initiated the DFI effort, MacLaren said, because the company was offering a DDR controller and had to "custom integrate" that controller with an increasing number of third-party PHYs. "You can't have one PHY that meets everybody's needs," he said. "Based on the amount of experience and manpower required to do each integration, we said, why don't we just come up with a standard interface we can use with all customers?"
The standard interface is obviously important for controller and PHY IP developers, because they don't have to do custom integrations for each PHY. But it's also important for SoC designers, MacLaren said, because they won't get stuck with a controller that will only interface to a PHY from one provider. Cadence today offers integrated DDR IP solutions that include both controller and PHY, including the first commercial DDR4 IP solution, but as MacLaren noted, "we can't develop a PHY for every single technology. There are way too many processes. We want our controller to work with everybody's PHY."
A DFI 1.0 specification was released in 2006, followed by DFI 2.0 in 2008. These specifications today are supported by nearly every major memory controller and PHY IP supplier. They have been downloaded by 600 "entities" (individuals and companies) with 3,100 total downloads. The specifications are available to anyone through a simple click-through legal agreement.
The new DFI 3.0 specification is a crucial enabler for DDR4, an emerging memory standard with proposed data rates up to 3.2 Gbits/second per pin. It adds several capabilities to previous DFI standard releases, including:
In addition to contributing to the specification, Cadence will support DFI 3.0 across its DDR controller IP, DDR PHY IP, and as part of the Cadence Verification IP Catalog. Meanwhile, anyone interested in downloading the specification or participating in the standards effort can visit the DFI Technical Group web site.