Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
It's fairly straightforward (albeit slow) to verify an analog IP block using a Spice simulator. But when that block goes into a mixed-signal system-on-chip (SoC), and the time comes for chip-level verification, a different approach is needed. A recently archived Cadence webinar shows how advanced digital verification methodologies can be used to verify mixed-signal SoCs.
The webinar is titled "Applying Digital Verification Methodologies to Analog Design." The webinar shows how to approach analog block integration regardless of abstraction level, and how to increase verification quality using metric-driven verification (MDV), an approach that has become commonplace in the digital world.
Why is this important? Kishore Karnane, Cadence product marketing director, started the webinar by noting an industry study that showed that 70% of chip respins at 65nm and 45nm are due to problems with mixed-signal functionality. Moreover, 95% of designs at 65nm and 45nm have some mixed-signal functionality. "Verifying transfer functions and corner cases is not sufficient any more. We need to augment analog verification by applying digital verification methodologies to analog design," Karnane said.
Bridging Two Worlds
Karnane presented two mixed-signal verification use models. The analog-centric model is schematic-based, and uses transistor-level simulation and corner analysis. The digital-centric model is command-line driven, and uses MDV with random testbenches, coverage, and verification planning. What ties these use models together is real number models. This capability, available in languages such as Verilog and Verilog-AMS, allows real data types that represent analog values in digital simulations.
Dan Romaine, staff solutions engineer at Cadence, made the case for MDV for analog/mixed-signal design. MDV, he said, "is a way of starting with verification planning up front and using a variety of metrics to drive verification all the way through to tapeout." He noted that "we are not saying you should throw away Spice level verification. What we want to do is find additional ways to make sure you're not missing any bugs when integrating an [analog] IP block into an SoC."
Citing the Universal Verification Methodology (UVM) standard developed by Accellera, Romaine said that "we want to apply these [UVM] techniques and build analog-centric reusable verification components that can generate the unique analog stimulus you need, and write reusable tests at the analog level in a functional way for the IP that's connected into your digital logic. And then, we want to collect coverage and do automatic checking at the analog level."
Romaine talked about the basic steps in the MDV process, including constructing an executable test plan, building testbenches, executing tests, and measuring and analyzing metrics. These steps are shown below.
Metric-driven verification overview
For the rest of the one-hour webinar, Romaine delved into the details of the following steps:
Creating an Executable Verification Plan. Romaine showed how the Cadence Incisive Enterprise Planner tool can be used to create an executable plan that includes electrical objects, and links coverage elements to these objects.
Model Creation and Validation. Romaine showed how real number modeling can model analog block operation as discrete real data, allowing very fast simulator performance. He discussed the Verilog-AMS wreal data type along with a Cadence implementation that permits multiple drivers on a net, X and Z states, and wreal arrays. He noted that continual model validation is mandatory for analog behavioral models, and showed how a Cadence tool called amsDMV can help automate this task.
Testbench Creation. Romaine showed a UVM-MS (mixed-signal UVM) environment that can be used to simulate an analog IP block in a mixed-signal SoC. The environment is based on reusable code, and it generates the UVM test sequences that drive the analog signals, checks, and coverage. At present this solution is based on the e language.
Analyze Results and Measure Coverage. After simulation is run, Romaine noted, the Cadence Incisive Enterprise Manager can collect all the data from all the runs and provide analog and digital coverage information in a single view. Users can see how much coverage was achieved for various parts of the plan.
Stepping beyond the webinar for a moment, I know from a recent experience that IC design companies are bringing digital verification methodologies into mixed-signal environments. I moderated a Design Automation Conference panel in which engineers from Qualcomm, NXP, and LSI discussed how they are doing just that (reported in this blog post). The free webinar described above is time well spent for anyone facing the challenge of analog IP integration into mixed-signal SoCs - and today, virtually all SoCs pose this challenge.