Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Do you design or program systems-on-chip using ARM processors - or plan to? If so, ARM TechCon is the place to be Oct. 25-27, 2011. Cadence is the official "signature sponsor" of this year's conference and has a number of papers and activities there. I'll first provide a general overview of the conference and then list some of the Cadence-specific presentations and events.
ARM TechCon actually includes two conferences - a Chip Design Conference Oct. 25, and Software & Systems Design Conference Oct. 26-27. The Chip Design Conference provides technical presentations and exhibits for chip design teams working with ARM silicon IP and tools. The Software & Systems Design Conference provides courses and exhibits for system developers. Here are some more specifics:
Chip Design Conference - Tuesday Oct. 25
Software & Systems Design Conference - Wed. and Thurs., Oct. 26-27
Cadence Presentations and Events - Chip Design Conference
In his Industry Address, Chi-Ping Hsu will discuss the collaborative ecosystem that's needed for complex designs at 32nm, 28nm, and 20nm, and show how Cadence and ARM are working together to help bring advanced-node, cutting-edge designs to market more efficiently.
Paper presentations will occur after the Industry Address, and the following papers have Cadence authors or co-authors. Clicking on the links will bring you to the abstracts.
Cadence and ARM will co-present a sponsored session Tuesday at 2:00 pm titled "Unified Flow for Mixed-Signal Design with an Embedded Cortex-M0." The session will note the challenges of mixed-signal design with microcontrollers, and present a flow that integrates analog and digital design leveraging the OpenAccess database.
Additionally, demonstrations at the Cadence booth (#29) will feature design IP for memory; Silicon Realization for low-power and GHZ+ ARM processors; an optimized ARM implementation methodology for ARM IP; and clock concurrent optimization for Cortex-A9 based design.
Cadence Presentations and Events - Software & Systems Design Conference
Cadence will exhibit in booth #500 and will demonstrate the Rapid Prototyping Platform, Virtual System Platform, and Verification IP catalog. ARM will also demonstrate the Cadence Virtual System Platform in its booth (#300).
Wednesday at 3:30 pm, Cadence will offer a sponsored session titled "Verifying your ACE-based SoC: Will Tried and True Methods Hold Up?" This session will review the challenges of verifying cache-coherent SoCs employing the new AMBA 4 ACE protocol, and discuss the role of verification IP.
The following Cadence paper will be presented Thursday:
[ATC-302] Thursday 11:00am: Creation and Usage of SystemC Virtual Platforms for Multi-Core System Debugging and Analysis
More information about Cadence activities at ARM TechCon is available here. For further conference information and registration, see the conference web site.