Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
DRC+, a pattern-matching design for manufacturability (DFM) technique developed by GLOBALFOUNDRIES in collaboration with Cadence, is heading for standardization through the Silicon Integration Initiative (Si2). As announced Oct. 20 at the Si2 Conference, GLOBALFOUNDRIES has donated DRC+ data structures to the Si2 DFM Coalition (DFMC), which will incorporate this technology into the emerging OpenDFM standard.
Currently aimed at 28nm, DRC+ is a pattern-based methodology that can be run "in design" by chip design teams well before tapeout. It goes beyond traditional design rule checking (DRC) by using a 2D pattern-matching approach to identify layout patterns that could be difficult to manufacture. As noted in a previous Industry Insights blog post, DRC+ rules are comprised of a rule detracting pattern to avoid and a recommended DFM rule to follow.
Although it doesn't sacrifice accuracy, DRC+ can be hundreds or thousands of times faster than traditional DRC or simulation. In an example cited in a recent blog post on in-design DFM signoff, a 300micron2 block that was designed in the Cadence Virtuoso environment was checked using DRC+. It took around 5 seconds to find 23 hot spots and fix all of them. Running model-based simulation on the same block took around 8-10 minutes.
DRC+ uses a library of yield-detracting patterns and DFM rules. EDA tools consume those libraries and run DRC+ in pushbutton mode. Some tools that support DRC+, including the Cadence Virtuoso and Encounter environments, offer automatic fixing, as shown below:
Adding to an Open Standard
OpenDFM, meanwhile, is an open-source, extensible format that describes verification intent for leading process nodes, including conditional rules and ranges of acceptable values. Cadence has implemented OpenDFM rules in its Physical Verification System. Si2 released OpenDFM version 1.1 in May 2011.
At the Si2 Conference, Jake Buurma, vice president for West Coast operations for Si2, noted that OpenDFM checks patterns, not design rules. Why? Design rules, he said, are prescriptive - they result in a "pass" or "fail," but designers can't find marginal or robust patterns. Patterns, on the other hand, are descriptive. A pattern-based verification approach can improve marginal patterns and recommend robust patterns.
Buurma said that OpenDFM currently has a library of around 100 patterns now and wants to increase it - and that's where DRC+ comes in. "DRC+ will provide the infrastructure for thousands of patterns," he said.
What GLOBALFOUNDRIES is Donating
Vito Dai, senior member of technical staff for DFM at GLOBALFOUNDRIES, described the rationale and history behind DRC+. He noted that conventional design rule checking does not guarantee yield due to context-dependent effects. Designers can use model-based simulation or recommended design rules, but this brings printability verification into the design flow. DRC+ is an alternative that makes it possible to identify patterns that cause DFM problems - and it can run 10,000 times faster than simulation, he said.
What exactly is GLOBALFOUNDRIES donating? "Today, GLOBALFOUNDRIES is announcing the donation to Si2 of the complete set of data structures for DRC+ patterns, including the XML representation we use, XSD files, examples and user documents, so this capability can be standardized in the industry," Dai said.
Dai noted that the foundry intends to extend DRC+ up to 40nm and down to 20nm, with support for double patterning at 20nm. He also noted that GLOBALFOUNDRIES uses the Cadence pattern classification tool. At this time, he said, the four leading IC place and route vendors all support DRC+.
"Cadence is a strong supporter of Si2's DFMC program, as well as the OpenDFM technology," said Ken Potts, product marketing director at Cadence. "As a co-inventor of DRC+ and an implementer of OpenDFM in our physical verification tools, Cadence is working hard to make sure designs can be verified at advanced process nodes."
For Further Information
Blog post: How DRC Plus Makes DRC Easy at 28nm
Blog post: "In Design" DFM Signoff - the Inside Story
Archived webinar: DRC+ Now: Early DFM Signoff in the Custom Implementation Process
Archived webinar: DRC+ Now: Early DFM Signoff in the Digital Implementation Process