Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
The 32nm and 28nm process nodes, the most advanced nodes currently in production, pose formidable challenges in complexity, power management, variability, and manufacturability. A recent ARM TechCon paper authored by Cadence and Samsung described a methodology that can resolve those challenges. And it's not just theoretical - the paper also showed how the methodology was applied to a groundbreaking HD digital camera system-on-chip (SoC) developed by semiconductor startup Ambarella.
The paper is titled "Creating an Effective 32/28nm ARM SoC Design Methodology," and is authored by Moo Young Park, director at Samsung; Wei Lii Tan, senior product marketing manager at Cadence; and Ankur Gupta, director of product engineering at Cadence. Gupta presented the paper at ARM TechCon Oct. 25. (Note: Proceedings are available to conference attendees at the ARM TechCon web site).
First, a few words about the Ambarella A7L SoC, a chip that promises to usher in a new generation of HD video enabled digital cameras. Ambarella announced availability of the chip in September 2011, and Cadence and Samsung followed up Oct. 25 with an announcement of their collaboration on the chip. The A7L was designed using Samsung's 32nm low-power, high-k metal gate (HKMG) technology and ARM 32nm libraries along with the Cadence Encounter Digital Implementation System and Encounter RTL Compiler. The chip contains an ARM 1136, several million logic gates, and a number of high-speed mixed-signal blocks.
Working side-by-side, engineers from Cadence, Samsung and Ambarella were able to achieve a 95% power savings during power shutoff mode and a 60% average power savings over operation and sleep modes. The end result: an SoC that supports full 1080p HD H.264 video at 60 frames per second for fluid motion even during fast moving sports scenes, and can capture up to thirty 16-megapixel still images per second. For more details on the chip see Steve Leibson's recent EDA360 Insider posts.
A 32/28nm Methodology
Gupta began his presentation by noting 32/28nm challenges in several key areas. One is the complexity brought about by larger gate counts. Another is leakage power, although this can be reduced with HKMG technology. Timing variability becomes a big concern because of high interconnect and via resistance and variation, as well as the impact of stress on timing. To model variability, it is necessary to model not only individual transistor delays but to consider the placement of transistors near one another. Finally, design for manufacturability (DFM) becomes more challenging, and designers must cope with over 200 new routing rules.
The slide below shows a 32/28nm design methodology that can resolve these challenges. Many of the capabilities shown here were used to design the Ambarella chip. Some key aspects of this flow include physically-aware synthesis, clock concurrent optimization, design rule checking (DRC) and DFM aware routing, fast DFM analysis, and an ability to prune the number of corners that need to be analyzed during the design.
Cadence, Samsung, and Ambarella actually completed two tapeouts - the T32 test chip came first, followed by the A7L Media Processor. Gupta noted that the A7L represented several "firsts," including the first 32nm external customer design project done by Samsung and the first dual row I/O architecture applied to a 32nm process. To reduce chip size, Samsung developed a smaller pitch I/O power cell. To reduce leakage, a dual-Vt layout flow was used.
Synthesis, Power, Clocking, and More
Gupta then took a more detailed look at the methodology that was used to build the Ambarella chip. Key points included the following:
The result speaks for itself. The A7L, which is available today, met performance targets and achieved first-time success using Cadence digital implementation tools, the Samsung 32nm LP HKMG process, and ARM libraries and power management kit. It also achieved a significant power savings. Where Ambarella has gone before, others will surely follow.