Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
For more than a decade, the Denali Memory Report has been an authoritative source of information about business and technology trends in semiconductor memory and storage. The report was published by Denali Software, which was acquired by Cadence in 2010. Now the report has returned as the Denali Memory Report by Cadence, a blog authored by Steve Leibson, marketing director at Cadence.
The report will cover memory market news, market trends, products and product strategies of memory vendors, and alliances and industry consortia. The first posting, dated Jan. 5, reports an announcement by Elpida that it has started shipping samples of 4GBit SDRAMs with both wide I/O and LPDDR3 interfaces. Both types of interfaces are expected to have a strong impact on the DRAM market this year, and the Elpida announcement will help push things forward.
Steve will continue to write EDA Insider, a blog he started in 2010. EDA Insider had over 500 posts last year. A Jan. 3 posting lists the 13 most popular EDA Insider blogs of 2011.
In my view, the return of the Denali Memory Report is one more indication of the strong focus that Cadence is placing on the memory market. Last year Cadence rolled out an IP strategy in which memory (DRAM) and storage (NAND flash) controller IP takes center stage. Also last year, Cadence announced the first DDR4 IP solution (including controller, PHY, and memory models) and the first wide I/O memory controller IP. Next week Cadence will exhibit at the Storage Visions conference in Las Vegas and will be, for the first time, a sponsor.
Memory is a vital part of any electronic system architecture, and it must be considered early and often by designers. If you're involved in the design of ICs or SoCs that have interfaces to memory, or simply want to keep up with trends in memory and storage, don't forget to read the Denali Memory Report by Cadence.