Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Design for manufacturing (DFM) may not be as "hot" a topic as it was a few years ago - when there were many independent DFM companies - but foundries and chip design companies are in fact very concerned about DFM at 28nm and below. Some of those concerns have given rise to new technologies and methodologies that will be revealed next week (Feb. 12-16, 2012) in Cadence/customer co-authored papers at the SPIE Advanced Lithography conference in San Jose, California.
Philippe Hurat, product engineering director at Cadence, is the co-author of several "design side" DFM papers that will be given at SPIE. All describe engagements that Cadence has had with customers or partners. I talked to Hurat recently to learn more about these engagements and also about advanced-node DFM concerns in general. You can see a list of all Cadence co-authored SPIE 2012 papers (four of which concern computational lithography) in my previous blog post.
I asked Hurat what customers and partners are most concerned about at 28nm and below. "It depends on who they are," he replied. "Foundries are generally worried about printability, because a DRC-clean design that doesn't print still produces a bad yield. So most of the time, our work with foundries starts with printability or hotspot detection."
IC design houses, in contrast, are struggling with the integration of lithography or CMP checks into the design flow. A top priority, Hurat said, "is to make them more designer friendly. For the designer, having to run a DFM tool is a burden. So the easier you make it, the faster it is and the more automated, the less disruptive it is."
Moreover, he noted, variability has a big impact. At 28nm and even more so at 20nm, stress can cause significant timing variability, and layout dependent effects (LDE) become critical - that is, transistor performance will vary according to what is placed near it in the layout. Custom designers, library developers and chip designers must analyze and mitigate the impact on timing.
The Design House View
One of the SPIE DFM papers, In-design hierarchical DFM closure for DFM-clean IP, describes work that Cadence did with Freescale on manufacturability checks for litho and CMP at 28nm. "When you develop an IP block you want to make sure it is litho and CMP clean," Hurat said. "So we worked with Freescale to develop IP integration that fits their needs, and the paper will explain those requirements and how we achieved them for both litho and CMP." He explained that "CMP clean" is a tough requirement because CMP, unlike litho, has an effect over a large area that might go beyond the IP itself.
A second Cadence-Freescale paper is titled Analysis of layout-dependent context effects on timing and leakage at 28nm. This paper notes that at 28nm, the context - the layout surrounding a cell - impacts the timing and leakage of a cell due to stress and other LDE. It is one of several SPIE papers that describe the use of the Cadence Litho Electrical Analyzer (LEA) to analyze variability.
Another paper that discusses LEA and LDE is co-authored with Cambridge Silicon Radio and is titled Analysis, quantification, and mitigation of electrical variability due to layout-dependent effects in SoC designs. While the Freescale LDE paper is more focused on leakage and silicon results, the Cambridge Silicon Radio paper is primarily concerned with delay and mitigation strategies.
The Foundry View
Cadence and Samsung are presenting a paper titled In-design process hotspot repair by pattern matching. This paper demonstrates a pattern-based approach for hotspot repair developed by Samsung that is much faster than traditional lithography simulation. Hurat noted that Cadence provided the entire flow, from pattern creation to pattern detection and hotspot fixing in place and route. (Note: The Cadence-Samsung partnership in DFM is further described in a Feb. 6 press release).
Finally, Cadence and GLOBALFOUNDRIES co-authored a paper titled Electrical design for manufacturability and layout-dependent variability hotspot detection flows at 28nm and 20nm. This paper is aimed at custom/analog design with the Cadence Virtuoso platform, and it shows that lithography as well as stress is a major source of LDE variability.
For more information about the Cadence co-authored papers, click here. A complete SPIE program is located here.
On the Manufacturing Side
In addition to these DFM papers, the above links will show you four papers that describe work that Cadence has done with partners on the "manufacturing" side of DFM (or, "computational lithography"). As Hurat noted, this is originally what SPIE was all about - design-side DFM was only added recently. Topics of the computational lithography papers include model calibration, source-mask optimization, self-aligned double patterning, and lithography target optimization.
If you're interested in DFM from any angle -- design or manufacturing, foundry or design house, custom/analog or digital -- SPIE 2012 is the place to be next week.