Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
A free lunch, a 50% off deal on a new verification book, and a chance to hear about real-world experiences in low-power verification -- it's all happening Tuesday Feb. 28 at the DVCon 2012 conference in San Jose, California.
The Cadence-sponsored lunch, which runs from 12:30 pm to 2:00 pm, is titled "Earn Your Degree in the Low-Power Arts and Sciences." As the event abstract describes, the "science" represents the tools that process the power format files, while the "art" is the creation of a power-aware verification methodology. This methodology makes every verification regression power-aware, and expands the verification focus to include low-power assertions, formal techniques, and a low-power verification plan.
The lunch will feature three user panelists and two EDA vendor panelists as follows:
Pete Hardee of Cadence helped organize the event. "We'll be trying to get a sense of real-life experiences of the investment required, difficulties introduced, and benefits of applying low-power techniques, with a particular focus on power-aware verification," he said.
The 50% discount alluded to above applies to the new Advanced Verification Topics book, which shows how the Universal Verification Methodology (UVM) can be applied to mixed-signal, low power, and multiple languages. You can read my blog review about the book here or go directly to the Cadence.com description and ordering information here. (Actually, anyone buying the book at Lulu that week will get the discount.)
There's much, much more happening at DVCon. You can read about Cadence activities and papers here and you can find a complete agenda listing, along with registration information, at the DVCon web site. The conference runs Feb. 27-March 1 at the Doubletree Hotel in San Jose.
See you at the "power" lunch!