Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
As president and CEO of Chip Estimate before its 2008 acquisition by Cadence, Adam Traidman has been a front-row observer of the silicon IP business for many years. His company developed the InCyte chip planning tool, which includes an IP database to help designers predict area and performance. Today he manages the Cadence chip planning business unit, and his responsibilities include ChipEstimate.com, which has become a leading industry portal and information resource for design and verification IP.
In this interview Traidman talks about trends in the third-party IP business, IP subsystems, IP quality, chip planning, advanced nodes, mixed-signal integration, and what you'll find at ChipEstimate.com.
Q: Adam, you had a significant involvement in the IP market as CEO of Chip Estimate. What led up to that?
A: I started my career working in computer software at the NASA Jet Propulsion Laboratory, working on deep space exploration technologies. Later, I returned to my original career plan, semiconductor design, and worked in the ASIC division of Texas Instruments. I then moved on to Monterey Design Systems [former EDA company], an exciting startup at the time, where I was working as an AE for physical design.
I then went to a small company later acquired by Adaptec, and this is where I began to get broader experience with a wide variety of semiconductor design IP from foundation IP to microprocessors. After years of physical design and verification, one day I got a call from a former colleague from Monterey who had founded a company called Hier Design. They were working on floorplanning tools for FPGAs and were funded by Xilinx and Cadence. In an interesting career twist, I joined them in a technical sales capacity. We were acquired by Xilinx less than a year later.
In 2004, I was asked to come and work at Giga Scale Integration Corp., which we later renamed to Chip Estimate. I was thinking that my title might be business development, but the board had other plans and asked me to become president and CEO immediately. I accepted that responsibility and at that point got a lot more involved in the semiconductor IP market, since IP was such an important component in the value proposition of our tool. I became active in the VSIA [Virtual Socket Interface Alliance, no longer in existence] and the FSA [Fabless Semiconductor Association, now Global Semiconductor Alliance] and a number of other industry trade organizations. In March of 2008, Chip Estimate was acquired by Cadence.
Q: What's your role at Cadence today?
A: Today I have the pleasure of leading our Chip Planning Solutions business unit. We are a semi-autonomous organization within Cadence, which helps us maintain the neutrality of the ChipEstimate.com portal and brand.
Q: What do you see as the most important trends in the IP market today?
A: We're seeing continued and accelerating consolidation of the IP market. The larger players are growing both horizontally and vertically so they can provide deeper, more integrated solutions. Here at Cadence we made a very aggressive move with Denali and we are doing a great job in the memory area. We are expanding to interesting protocol IP that our customers value, like PCI Express, and I feel we'll continue to grow horizontally over time. By growing vertically I mean providing full analog and digital solutions, drivers, and verification IP, and I think we're doing a great job at that.
Another trend is that large semiconductor companies who would previously rarely consider purchasing external IP - except for perhaps an ARM core - are now changing their strategy and are beginning to embrace external IP. A key enabler is the protocol IP space, where there is really no point in investing internally and creating a piece of IP that is designed to meet a spec. You can often buy it off the shelf a lot more quickly and verify its quality.
Q: Is there a trend towards IP subsystems? And what is an "IP subsystem," anyway?
A: In my mind an IP subsystem is a set of smaller components that together represent a higher level of value. There is a trend towards subsystems because, as the industry matures, designers will find value in larger building blocks. Our building blocks have evolved up through several levels of abstraction. Instead of customers coming to us and asking for the individual PLLs and DLLs and I/Os, they now come to us and say "we'd like a completely verified digital and analog DDR4 solution that's pre-tested and perhaps even laid out in a specific process technology."
Q: In the past there have been complaints about IP quality. Is the industry making any progress?
A: I think that the quality of IP has definitely gone up, because the companies producing it have matured, and they have honed their design and engineering processes and learned from the past.
However, attempts to attach industry standard quality metrics have not yet had a big impact. A lot of great tools and metrics were created, but there were practicalities of business and confidentiality that effectively kept the industry from embracing those quality metrics. They're still out there and it would be great to see them embraced.
IP quality measurements have been very effective in individual cases. An example is TSMC with its IP9000 program. They worked with their ecosystem providers and came up with very strict quality standards, which they can police and monitor because they own the fab.
Q: What percentage of chips does reusable IP consume today, compared to new custom logic?
A: We actually have some hard data on that from the ChipEstimate.com database, where we collect aggregate, non user-specific information on chip estimations. We have stats on what percentage of a die is new logic versus IP. We've seen the IP portion grow from around 40% in 2004 to 70% to 80% today in ASICs and ASSPs. We have well over 100,000 chip estimations, so our data is quite extensive.
I believe that the secret sauce that is added to most modern chips in terms of brand-new logic is actually quite small - a quarter of the chip or less. I would even say that in many cases, people are adding more value in software than they are in hardware.
Q: Are you seeing an increasing amount of analog IP?
A: Definitely. Nearly any SoC is a mixed-signal chip today. A modern SoC has physical interfaces that require SerDes, and most I/Os are by nature analog anyway. This doesn't mean a given company needs to have expert analog designers, because they can buy that analog expertise through IP. But it does mean that there's analog everywhere.
Q: What is the role of chip planning, and what does Cadence offer?
A: Chip planning tools help users perform architectural exploration and make tradeoffs in power, performance, area, and cost. They help with the IP selection phase. You can quantify the economic impact of an engineering decision or an IP decision and optimize your design specs very early.
Cadence has two chip planning products. The first is Cadence InCyte Chip Estimator, which is offered in a free starter version and a licensed product. The licensed product is more accurate and it provides foundation IP, foundry and process-specific estimates. The second product is the Cadence Chip Planning System, which is the enterprise version. It looks very similar to InCyte but it can be customized with internal IP models, foundation IP models, and manufacturing and process technology models to provide customized and highly tuned estimation.
Q: What's happening at the ChipEstimate.com portal these days?
A: The core value of ChipEstimate.com is the large database of design and verification IP, comprised of nearly 10,000 components from around 250 IP suppliers and foundries. Once you've looked through the database you can import that IP into a free or licensed copy of the Cadence InCyte Chip Estimator, where you can obtain technical or economic metrics about the chip you're building.
The portal is growing quite well. With ChipEstimate.TV, we produce video content that helps ChipEstimate.com users make better decisions about which IP to include in their next design. We have the IP Insider blog by John Blyler, and we publish a bi-weekly newsletter called IP Connections. Meanwhile the user community has continued to grow aggressively. I continue to be amazed at how many people are coming to learn about the IP industry through ChipEstimate.com.