Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
How will EDA standards move forward, now that the Accellera standards organization and the Open SystemC Initiative (OSCI) have merged into the Accellera Systems Initiative? That was the topic of a "town hall" forum lunch at the DVCon conference Feb. 27, 2012. No presentations here, no speeches - just questions and discussions about where EDA standards go from here.
The meeting was chaired by Stan Krolikoski (right), secretary of the Accellera Systems Initiative and group director for standards at Cadence. Other Accellera officials who participated in the discussion included Shishpal Rawat (Intel), chairman; Dennis Brophy (Mentor Graphics), vice chairman; and Karen Pieper (Tabula), technical committee chair.
The Accellera-OSCI union was completed in December, creating a single organization that promises to unite front-end IC design standards activities at the systems, software, and RTL levels. The "town hall" meeting, the second of its kind at DVCon, was set up to exchange ideas and answer questions about the new organization. (Last year's DVCon "town hall" meeting was held before Accellera merged with OSCI, and was hosted by leaders of both organizations - you can read a report here.)
The following questions and answers illustrate some of the discussion topics at this year's event.
Q: Why did Accellera and OSCI merge?
Rawat: "The major issue confronting the industry is the amount of effort spent on verification and validation. This cuts across SystemC, SystemVerilog, VHDL, C++, and more. We decided we wanted to look at these issues from a unified perspective and did not want to spend energy trying to develop separate standards and separate forums."
Q: How can individuals contribute?
Krolikoski: OSCI had a "key contributor" role. That role doesn't currently exist in the new organization, but a new group is working on policies and procedures. "And the question comes up, if we allow individuals to show up and contribute, what's their title, what's their role, what do they have to sign? We don't know yet."
Q: At what point will groups be formed to look at integration between OSCI and Accellera efforts?
Krolikoski: "As soon as volunteers stand up and say this is the right thing to do, we'll do it...what you'll see is movement between people in different working groups to create unified groups."
Q: EDA standards used to be about formalizing existing implementations. Now, more often, we're standardizing things from scratch and doing reference implementations. A committee becomes kind of a hybrid organization between a standards organization and a software development team. Will there continue to be reference implementations?
Krolikoski: "The answer is yes. In my view reference implementations are an extremely useful proof of concept. Every working group will probably have the option of deciding whether or not they want to create a reference implementation."
Brophy: "I've never seen the open source stuff work well from scratch for EDA. That doesn't mean it can't happen but I think we need more germinated seeds." Both existing OSCI licensing schemes and Apache 2.0 [open source license] will have a role to play in the new organization.
Krolikoski: "I would add that in my opinion, we have to make sure standards stay as the primary purpose. We're not a software production company. We don't want to have groups like the Accellera Systems Initiative competing with EDA vendors."
Q: Where does VHDL fit into the picture?
Krolikoski: At one point the work was done inside Accellera, but at this point VHDL is an IEEE standard, not an Accellera Systems Initiative standard. That's not to say that some group couldn't decide to develop VHDL packages or extensions within the Accellera Systems Initiative.
Q: What mechanisms are in place for catering to small or mid-sized companies, and not just gravitating to large semiconductor companies?
Krolikoski: Accellera has a mix of small and large companies. Cypress is an example of a medium size company and is a major contributor to UVM [Universal Verification Methodology]. We want to get more medium sized semiconductor companies.
Brophy: In the IEEE corporate program we see a similar dynamic - large companies participate, small companies participate, but the medium-size ones, for whatever reason, aren't there.
Q: There's still a lot in UVM that's not in accordance with TLM 2.0 [OSCI transaction-level modeling] standards. Will the TLM 2.0 interface still be owned by the OSCI technical committee or will we have a separate committee aimed at the needs of UVM and OSCI?
Krolikoski: "Now that everybody is under the same roof and the same rules, there's no reason why there can't be a subcommittee of the two [UVM and TLM working groups] that could work out differences."
Pieper: "We will be getting technical chairs and committee leaders together to discuss how to work synergistically together and move the industry. We're seeing issues of integration, like between UVM and SystemC, and AMS [analog/mixed-signal]. This will be an opportunity for us to blend that all together and work on joint solutions."
Parting Comment -User Groups
Krolikoski: "One excellent thing about OSCI is that there were all these SystemC user groups that started independently of OSCI. OSCI supported them financially but didn't set the content. We are now actively looking to duplicate that in the Accellera Systems Initiative. Around the world we're looking to expand the SystemC groups, and to create new user groups. This is a call to action."
For more information, see the Accellera Systems Initiative web site.