Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Reusable, commercial verification IP (VIP) has greatly eased the functional verification task for complex interface protocols. However, verification engineers still have a significant amount of manual work to perform. Cadence this week is addressing this problem by announcing the TripleCheck IP Validator, a new addition to the Cadence Verification IP (VIP) Catalog that simplifies and automates the process of verifying that IP components adhere to standard protocol specifications.
TripleCheck is an option for Cadence VIP, and it is available today for PCIe Gen3 VIP with support for more protocols coming throughout 2012. TripleCheck is integrated with the Cadence VIP PureView user interface, and it provides three main capabilities:
These capabilities were available separately in PureSuite and the Compliance Management System (CMS), both offered with Cadence VIP. TripleCheck now combines the three elements plus additional ease of use features.
What's Missing Today
VIP components do a lot of heavy lifting for the user by providing a bus-functional model, monitor, and other essential capabilities, but the verification engineer still has to create coverage groups and define test scenarios for multiple design configurations in order to complete the verification process. According to Tom Hackett, product marketing manager for VIP at Cadence, the engineer's first challenge is to set up a wide range of parameters to configure the VIP to match the design. Since a complex protocol like PCI Express may have over 100 different parameters, this is not an easy task. Mistakes are commonplace and errors may take days to find.
The next challenge, at least for a new design, is to create hundreds or thousands of tests. While constrained-random testing means that engineers don't have to create as many tests, there's still a role for directed tests, Hackett said. "What we've learned is that certain basic protocol behaviors are more quickly verified by directed tests," said Hackett. "On the other hand, exhaustive corner case exploration is best done with constrained random test sequences. It's most productive when both approaches are intelligently applied according to the challenges of a given protocol."
As the tests are run, simulation produces huge amounts of coverage data, with perhaps tens of thousands of coverage points. Engineers must now go through this massive database and figure out what the data means and how it links back to the specification they're trying to verify. In the case of PCIe Gen3, this coverage data has to be mapped to a thousand-page spec.
"There's still a lot of manual work," Hackett observed. "The unique thing about TripleCheck is that it stitches together this whole flow."
TripleCheck -- A Better Way
Hackett revisited the protocol verification flow using TripleCheck. First, instead of manually configuring hundreds of parameters to capture the design configuration within the VIP, the engineer uses the PureView GUI to configure the VIP. PureView automatically makes sure there are no illegal combinations. PureView outputs a user configuration file that can be used to bring up previous test setups.
Secondly, TripleCheck provides both directed and constrained-random tests. Working with PureView, TripleCheck can configure the test suite to match the device under test. "That's a time saver that nobody has done before," Hackett said. The test suite can run on any major simulator.
Finally, TripleCheck outputs native e and SystemVerilog coverage databases. These databases can be linked to the vPlan in Incisive Enterprise Manager, and they also can be read by other simulation environments, including Synopsys VCS and Mentor Graphics Questa. Users of those products can then use whatever tools they have to analyze the coverage data.
Going forward, Hackett said, TripleCheck will replace PureSuite in Cadence VIP. CMS, however, will be retained for those VIP components that have it now. Cadence VIP for any new protocols will include TripleCheck support. Further information is available here.